

# 4. Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Data Sheet

#### C51014-3.0

# Introduction

The serial configuration devices provide the following features:

- 1-, 4-, 16-, 64-, and 128-Mbit flash memory devices that serially configure Stratix<sup>®</sup> III, Stratix II GX, and Stratix II FPGAs, Arria<sup>TM</sup> GX FPGAs, and the Cyclone<sup>®</sup> series FPGAs using the active serial (AS) configuration scheme
- Easy-to-use four-pin interface
- Low cost, low-pin count, and non-volatile memory
- Low current during configuration and near-zero standby mode current
- 3.3-V operation
- Available in 8-pin and 16-pin small outline integrated circuit (SOIC) package
- Enables the Nios<sup>®</sup> processor to access unused flash memory through AS memory interface
- Re-programmable memory with more than 100,000 erase/program cycles
- Write protection support for memory sectors using status register bits
- In-system programming support with SRunner software driver
- In-system programming support with USB Blaster<sup>TM</sup>, EthernetBlaster<sup>TM</sup>, or ByteBlaster<sup>TM</sup> II download cables
- Additional programming support with the Altera<sup>®</sup> Programming Unit (APU) and programming hardware from BP Microsystems, System General, and other vendors
- Software design support with the Altera Quartus<sup>®</sup> II development system for Windows-based PCs as well as Sun SPARC station and HP 9000 Series 700/800
- Delivered with the memory array erased (all the bits set to 1)
- The term "serial configuration devices" used in this document refers to Altera EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 devices.

# Functional Description

With SRAM-based devices that support active serial configuration, configuration data must be reloaded each time the device powers up, the system reconfigures, or when new configuration data is required. Serial configuration devices are flash memory devices with a serial interface that can store configuration data for FPGA devices that support active serial configuration and reload the data to the device upon power-up or reconfiguration. Table 4–1 lists the serial configuration devices.

Table 4–1. Serial Configuration Devices (3.3-V Operation)					
Device Memory Size (Bits)					
EPCS1	1,048,576				
EPCS4	4,194,304				
EPCS16	16,777,216				
EPCS64	67,108,864				
EPCS128	134,217,728				

For an 8-pin SOIC package, you can migrate vertically from the EPCS1 to the EPCS4 or EPCS16 devices since the EPCS devices are offered in the same device package. Similarly, for a 16-pin SOIC package, you can migrate vertically from the EPCS16 to the EPCS64 or EPCS128 devices.

The EPCS16 device is available in 8-pin and 16-pin SOIC packages.

Table 4–2 lists the serial configuration device used with each Stratix III FPGA and the configuration file size. Stratix III devices can be used with EPCS16, EPCS64, or EPCS128 devices.

Table 4–2. Serial Configuration Device Support for Stratix III Devices (Part 1 of 2)							
Stratix III Device	Raw Binary File Size		Serial (	Configuration	1 Device		
Stratix III Device	(Bits) (1), (3)	EPCS1	EPCS1 EPCS4 EPCS16 EPCS64				
EP3SL50	22,000,000	—	—	<b>√</b> (2)	$\checkmark$	$\checkmark$	
EP3SL70	22,000,000		—	<b>√</b> (2)	~	~	
EP3SL110	47,000,000		—	—	~	$\checkmark$	
EP3SL150	47,000,000	_	—	—	~	~	
EP3SL200	66,000,000	-	—	—	~	~	
EP3SE260	93,000,000		—	—	<ul><li>✓(2)</li></ul>	~	
EP3SL340	120,000,000	_	—	—	—	$\checkmark$	
EP3SE50	26,000,000	_	—	—	$\checkmark$	$\checkmark$	

Table 4–2. Serial Configuration Device Support for Stratix III Devices (Part 2 of 2)							
Stratix III Device	Raw Binary File Size Serial Configuration Device						
Suaux III Device	(Bits) (1), (3)	EPCS1 EPCS4 EPCS16 EPCS64 EPCS1			EPCS128		
EP3SE80	48,000,000				$\checkmark$		
EP3SE110	48,000,000						

Notes to Table 4–2:

(1) These are uncompressed file sizes.

(2) This is with the Stratix III compression feature enabled.

(3) These values are preliminary.

Table 4–3 lists the serial configuration device used with each Stratix II GX FPGA and the configuration file size. Stratix II GX devices can be used with EPCS16, EPCS64, or EPCS128 devices.

Table 4–3. Serial Configuration Device Support for Stratix II GX Devices						
Stratix II CY Davias	Raw Binary File Size		Serial (	Configuration	Device	
Stratix II GX Device	(Bits) (1)	EPCS1	EPCS4	EPCS16	EPCS64	EPCS128
EP2SGX30C EP2SGX30D	9,640,672	—		~	$\checkmark$	~
EP2SGX60C EP2SGX60D EP2SGX60E	16,951,824	_	_	<ul> <li>✓ (2)</li> </ul>	~	~
EP2SGX90E EP2SGX90F	25,699,104	_	_	_	~	~
EP2SGX130G	37,325,760	_	—	—	$\checkmark$	$\checkmark$

Notes to Table 4–3:

(1) These are uncompressed file sizes.

(2) This is with the Stratix II GX compression feature enabled.

Table 4–4 lists the serial configuration device used with each Stratix II FPGA and the configuration file size. Stratix II devices can be used with EPCS4, EPCS16, EPCS64, or EPCS128 devices.

Table 4–4. Serial Configuration Device Support for Stratix II Devices							
Stratix II Device	Raw Binary File Size	Serial Configuration Device					
Stratix II Device	(Bits) (1)	EPCS4	EPCS16	EPCS64	EPCS128		
EP2S15	4,721,544	<ul> <li>(2)</li> </ul>	$\checkmark$	$\checkmark$	$\checkmark$		
EP2S30	9,640,672	_	$\checkmark$	$\checkmark$	~		
EP2S60	16,951,824	_	<ul> <li>(2)</li> </ul>	$\checkmark$	~		
EP2S90	25,699,104	_	<ul> <li>(2)</li> </ul>	$\checkmark$	~		
EP2S130	37,325,760	—	—	$\checkmark$	~		
EP2S180	49,814,760	—	—	$\checkmark$	$\checkmark$		

Notes to Table 4-4:

(1) These are uncompressed file sizes.

(2) This is with the Stratix II compression feature enabled.

Table 4–5 lists the serial configuration device used with each Arria GX FPGA and the configuration file size. Arria GX devices can be used with EPCS16, EPCS64, or EPCS128 devices.

Table 4–5. Serial Co	Table 4–5. Serial Configuration Device Support for Arria GX Devices						
Arria GX Device	Raw Binary File Size		Serial (	Configuration	) Device		
AMA GA DEVICE	(Bits) (1), (3)	EPCS1	EPCS4	EPCS16	EPCS64	EPCS128	
EP1AGX20C EP1AGX20D	7,203,621	—	_	~	~	~	
EP1AGX35C EP1AGX35D	10,859,197	_	_	~	~	~	
EP1AGX50C EP1AGX50D	14,514,773	_	_	~	~	~	
EP1AGX60C EP1AGX60D EP1AGX60E	16,951,824	_	_	<ul> <li>✓ (2)</li> </ul>	~	~	
EP1AGX90E	25,699,104		—	—	$\checkmark$	$\checkmark$	

Notes to Table 4–5:

(1) These are uncompressed file sizes.

(2) This is with the Arria GX compression feature enabled.

(3) These values are preliminary.

Table 4–6 lists the serial configuration device used with each Cyclone III FPGA and the configuration file size. Cyclone III devices can be used with EPCS4, EPCS16, EPCS64, or EPCS128 configuration devices.

Table 4–6. Serial Con	Table 4–6. Serial Configuration Device for Cyclone III Devices							
	Raw Binary File Size		Serial (	Configuration	1 Device			
Cyclone III Device	(Bits) (1) (3)	EPCS1	EPCS4	EPCS16	EPCS64	EPCS128		
EP3C5	3,500,000	—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
EP3C10	3,500,000	_	~	$\checkmark$	$\checkmark$	$\checkmark$		
EP3C16	4,500,000	_	<ul><li>✓(2)</li></ul>	~	$\checkmark$	~		
EP3C25	6,500,000	_	_	~	~	$\checkmark$		
EP3C40	10,500,000	_	—	$\checkmark$	$\checkmark$	$\checkmark$		
EP3C55	16,000,000	_	_	<b>√</b> (2)	~	~		
EP3C80	21,000,000	—	_	<ul><li>✓(2)</li></ul>	~	~		
EP3C120	30,500,000	—	—	—	~	~		

#### Notes to Table 4–6:

(1) These are uncompressed file sizes.

(2) This is with the Cyclone III compression feature enabled.

(3) These values are preliminary.

Table 4–7 lists the serial configuration device used with each Cyclone II FPGA and the configuration file size. Cyclone II devices can be used with EPCS1, EPCS4, EPCS64, or EPCS128 configuration devices.

Table 4–7. Serial Col	Table 4–7. Serial Configuration Device for Cyclone II Devices (Part 1 of 2)						
	Raw Binary File Size	aw Binary File Size Se			Serial Configuration Device		
Cyclone II Device	(Bits) (1)	EPCS1 EPCS4 EPCS16 EPCS64 EPCS12				EPCS128	
EP2C5	1,265,792	<ul> <li>(2)</li> </ul>	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
EP2C8	1,983,536		~	~	$\checkmark$	~	
EP2C20	3,892,496		~	~	~	~	
EP2C35	6,848,608	_	—	$\checkmark$	$\checkmark$	$\checkmark$	
EP2C50	9,951,104	_	—	$\checkmark$	$\checkmark$	$\checkmark$	

Table 4–7. Serial Configuration Device for Cyclone II Devices (Part 2 of 2)							
Cyclone II Device	Raw Binary File Size Serial Configuration Device						
Cyclolle II Device	(Bits) (1)	EPCS1 EPCS4 EPCS16 EPCS64 EPCS128					
EP2C70	14,319,216 — — 🗸 🗸						

Notes to Table 4–7:

(1) These are uncompressed file sizes.

(2) This is with the Cyclone II compression feature enabled.

Table 4–8 lists the serial configuration device used with each Cyclone FPGA and the configuration file size. Cyclone devices can be used with EPCS1, EPCS4, EPCS16, EPCS64, or EPCS128 configuration devices.

Table 4–8. Serial Con	Table 4–8. Serial Configuration Device Support for Cyclone Devices						
Cualona Daviaa	Raw Binary File		Serial (	Configuration	n Device		
Cyclone Device	Size (Bits) (1)	EPCS1	EPCS4	EPCS16	EPCS64	EPCS128	
EP1C3	627,376	<ul> <li></li> </ul>	$\checkmark$	~	$\checkmark$	$\checkmark$	
EP1C4	924,512	~	$\checkmark$	~	~	~	
EP1C6	1,167,216	<ul><li>✓ (2)</li></ul>	$\checkmark$	~	~	$\checkmark$	
EP1C12	2,323,240	—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
EP1C20	3,559,608	—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	

#### Notes to Table 4-8:

(1) These are uncompressed file sizes.

(2) This is with the Cyclone compression feature enabled.

With the new data-decompression feature in the Stratix III, Stratix II GX, and Stratix II FPGAs, Arria GX FPGAs, and Cyclone FPGA families, you can use smaller serial configuration devices to configure larger FPGAs.




Serial configuration devices cannot be cascaded.

For more information about the FPGA decompression feature, refer to the configuration chapter in the appropriate device handbook.

The serial configuration devices are designed to configure Stratix III, Stratix II GX, and Stratix II FPGAs and the Cyclone series FPGAs and cannot configure other existing Altera FPGA device families. Figure 4–1 shows the serial configuration device block diagram.

Figure 4–1. Serial Configuration Device Block Diagram



### **Accessing Memory in Serial Configuration Devices**

You can access the unused memory locations of the serial configuration device to store or retrieve data through the Nios processor and SOPC Builder. SOPC Builder is an Altera tool for creating bus-based (especially microprocessor-based) systems in Altera devices. SOPC Builder assembles library components such as processors and memories into custom microprocessor systems.

SOPC Builder includes the EPCS device controller core, which is an interface core specifically designed to work with the serial configuration device. With this core, you can create a system with a Nios embedded processor that allows software access to any memory location within the serial configuration device.




For more information about accessing memory within the serial configuration device, refer to the *Active Serial Memory Interface Data Sheet*.

# Active Serial FPGA Configuration

The following Altera FPGAs support Active Serial (AS) configuration scheme with serial configuration devices:

- Stratix III
- Stratix II GX
- Stratix II
- Arria GX
- Cyclone series FPGAs
- This section is only relevant for FPGAs that support the AS configuration scheme.


There are four signals on the serial configuration device that interface directly with the FPGA's control signals. The serial configuration device signals DATA, DCLK, ASDI, and nCS interface with DATA0, DCLK, ASDO, and nCSO control signals on the FPGA, respectively. Figure 4–2 shows a serial configuration device programmed via a download cable, which configures an FPGA in AS mode. Figure 4–3 shows a serial configuration device programmed using the APU or a third-party programmer configuring an FPGA in AS configuration mode.



*Figure 4–2. Cyclone FPGA Configuration in AS Mode (Serial Configuration Device Programmed Using Download Cable) Note* (4)

#### *Notes to Figure 4–2:*

- (1)  $V_{CC} = 3.3 V.$
- (2) Serial configuration devices cannot be cascaded.
- (3) Connect the FPGA MSEL[] input pins to select the AS configuration mode. For details, refer to the appropriate FPGA family chapter in the *Configuration Handbook*.
- (4) For more information about configuration pin I/O requirements in an AS scheme for a Cyclone III FPGA, refer to the *Configuring Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.



*Figure 4–3. Cyclone FPGA Configuration in AS Mode (Serial Configuration Device Programmed by APU or Third-Party Programmer)* 

#### Notes to Figure 4–3:

- (1)  $V_{CC} = 3.3 V.$
- (2) Serial configuration devices cannot be cascaded.
- (3) Connect the FPGA MSEL[] input pins to select the AS configuration mode. For details, refer to the appropriate FPGA family chapter in the *Configuration Handbook*.
- (4) For more information about configuration pin I/O requirements in an AS scheme for a Cyclone III FPGA, refer to the *Configuring Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.


The FPGA acts as the configuration master in the configuration flow and provides the clock to the serial configuration device. The FPGA enables the serial configuration device by pulling the nCS signal low via the nCSO signal (refer to Figures 4–2 and 4–3). Subsequently, the FPGA sends the instructions and addresses to the serial configuration device via the ASDO signal. The serial configuration device responds to the instructions by sending the configuration data to the FPGA's DATAO pin on the falling edge of DCLK. The data is latched into the FPGA on the DCLK signal's falling edge.

The FPGA controls the <code>nSTATUS</code> and <code>CONF\_DONE</code> pins during configuration in AS mode. If the <code>CONF\_DONE</code> signal does not go high at the end of configuration or if the signal goes high too early, the FPGA will pulse its <code>nSTATUS</code> pin low to start reconfiguration. Upon successful configuration, the FPGA releases the <code>CONF\_DONE</code> pin, allowing the external 10-k $\Omega$  resistor to pull this signal high. Initialization begins after the <code>CONF\_DONE</code> goes high. After initialization, the FPGA enters user mode.

 Refer to the configuration chapter in the appropriate device handbook for more information about configuring the FPGAs in AS mode or other configuration modes.

Multiple devices can be configured by a single EPCS device. However, serial configuration devices cannot be cascaded. Refer to Table 4–1 to ensure the programming file size of the cascaded FPGAs does not exceed the capacity of a serial configuration device. Figure 4–4 shows the AS configuration scheme with multiple FPGAs in the chain. The first FPGA is the configuration master and has its MSEL[] pins set to AS mode. The following FPGAs are configuration slave devices and have their MSEL[] pins set to PS mode.

#### Figure 4-4. Multiple Devices in AS Mode Note (5)



#### Notes to Figure 4–4:

- (1)  $V_{CC} = 3.3 V.$
- (2) Serial configuration devices cannot be cascaded.
- (3) Connect the FPGA MSEL[] input pins to select the AS configuration mode. For details, refer to the appropriate FPGA family chapter in the *Configuration Handbook*.
- (4) Connect the FPGA MSEL[] input pins to select the PS configuration mode. For details, refer to the appropriate FPGA family chapter in the *Configuration Handbook*.
- (5) For more information about configuration pin I/O requirements in an AS scheme for a Cyclone III FPGA, refer to the *Configuring Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

# Serial Configuration Device Memory Access

This section describes the serial configuration device's memory array organization and operation codes. Timing specifications for the memory are provided in the "Timing Information" section.

### **Memory Array Organization**

Table 4–9 provides details about the memory array organization in EPCS128, EPCS64, EPCS16, EPCS4, and EPCS1 devices.

Table 4–9. Memory Array Organization in Serial Configuration Devices							
Details	EPCS128	EPCS64	EPCS16	EPCS4	EPCS1		
Bytes (bits)	16,777,216 bytes (128 Mbits)	8,388,608 bytes (64 Mbits)	2,097,152 bytes (16 Mbits)	524,288 bytes (4 Mbits)	131,072 bytes (1 Mbit)		
Number of sectors	64	128	32	8	4		
Bytes (bits) per sector	262,144 (2 Mbits)	65,536 bytes (512 Kbits)	65,536 bytes (512 Kbits)	65,536 bytes (512 Kbits)	32,768 bytes (256 Kbits)		
Pages per sector	1,024	256	256	256	128		
Total number of pages	65,536	32,768	8,192	2,048	512		
Bytes per page	256 bytes	256 bytes	256 bytes	256 bytes	256 bytes		

Table 4–10 through Table 4–14 show the address range for each sector in the EPCS128, EPCS64, EPCS16, EPCS4, and EPCS1 devices.

Table 4–10. Address l	Table 4–10. Address Range for Sectors in EPCS128 Device (Part 1 of 3)						
Contor	Address Range (Byte	e Addresses in HEX)					
Sector	Start	End					
63	H'FC0000	H'FFFFFF					
62	H'F80000	H'FBFFFF					
61	H'F40000	H'F7FFFF					
60	H'F00000	H'F3FFFF					
59	H'EC0000	H'EFFFFF					
58	н'Е80000	H'EBFFFF					
57	H'E40000	H'E7FFFF					
56	H'E00000	H'E3FFFF					
55	H'DC0000	H'DFFFFF					
54	H'D80000	H'DBFFFF					

0	Address Range (Byte Addresses in HEX)		
Sector	Start	End	
53	H'D40000	h'D7ffff	
52	н'д00000	H'D3FFFF	
51	н'сс0000	H'CFFFF	
50	н'С80000	H'CBFFFF	
49	Н'С40000	H'C7FFFF	
48	н'С00000	H'C3FFFF	
47	н'вс0000	H'BFFFF	
46	н'в80000	H'BBFFFF	
45	н'в40000	H'B7FFFF	
44	н'в00000	H'B3FFFF	
43	H'AC0000	H'AFFFF	
42	H'A80000	H'ABFFFF	
41	H'A40000	H'A7FFFF	
40	н'А00000	H'A3FFFF	
39	н'9С0000	h'9ffff	
38	н'980000	h'9bffff	
37	н'940000	H'97FFFF	
36	н'900000	H'93FFFF	
35	н'8С0000	H'8FFFF	
34	Н'880000	H'8BFFFF	
33	Н'840000	H'87FFFF	
32	н'800000	H'83FFFF	
31	н'7С0000	H'7FFFF	
30	н'780000	H'7BFFFF	
29	н'740000	H'77FFFF	
28	н'700000	H'73FFFF	
27	н'6С0000	H'6FFFF	
26	н'680000	H'6BFFFF	
25	н'640000	H'67FFFF	
24	н'600000	H'63FFFF	
23	Н'5С0000	H'5FFFF	

Contor	Address Range (Byt	e Addresses in HEX
Sector	Start	End
21	н'540000	H'57FFFF
20	н'500000	H'53FFFF
19	н'4С0000	H'4FFFFF
18	н'480000	h'4bffff
17	н'440000	H'47FFFF
16	н'400000	H'43FFFF
15	н'ЗСОООО	h'3fffff
14	Н'380000	h'3bffff
13	н'340000	H'37FFFF
12	н'300000	H'33FFFF
11	Н'2С0000	H'2FFFFF
10	Н'280000	H'2BFFFF
9	Н'240000	H'27FFFF
8	Н'200000	H'23FFFF
7	Н'1С0000	H'1FFFFF
6	н'180000	H'1BFFFF
5	Н'140000	H'17FFFF
4	н'100000	H'13FFFF
3	Н'ОСОООО	H'OFFFF
2	Н'080000	H'OBFFFF
1	н'040000	H'07FFFF
0	н'000000	H'03FFFF

Table 4–11. Address Range for Sectors in EPCS64 Device (Part 1 of 5)			
0 - star	Address Range (Byte Addresses in HEX)		
Sector	Start	End	
127	H'7F0000	H'7FFFFF	
126	H'7E0000	H'7EFFFF	
125	Н'7D0000	H'7DFFFF	
124	н'7С0000	h'7cffff	
123	н'7в0000	H'7BFFFF	

Start         En           122         H'7A0000         H'7A4           121         H'790000         H'784           120         H'780000         H'784           110         H'770000         H'784           119         H'770000         H'774           118         H'760000         H'764           117         H'750000         H'764           116         H'740000         H'744           115         H'730000         H'744           115         H'730000         H'744           113         H'710000         H'744           112         H'700000         H'744           113         H'710000         H'744           114         H'720000         H'744           115         H'730000         H'744           110         H'660000         H'664           109         H'600000         H'664           108         H'60000         H'664           106         H'680000         H'684           105         H'690000         H'664           104         H'680000         H'664           105         H'6600000         H'664           100	0 1	Address Range (Byte Addresses in HEX)		
121         H'790000         H'794           120         H'780000         H'784           119         H'770000         H'774           118         H'760000         H'764           117         H'750000         H'764           116         H'740000         H'744           115         H'730000         H'744           115         H'730000         H'744           114         H'720000         H'744           113         H'710000         H'744           114         H'720000         H'744           113         H'710000         H'744           114         H'720000         H'744           115         H'700000         H'744           116         H'700000         H'744           117         H'660000         H'664           109         H'660000         H'664           106         H'680000         H'664           106         H'680000         H'664           103         H'670000         H'664           104         H'680000         H'664           105         H'660000         H'664           106         H'660000         H'664 <th>Sector</th> <th>Start</th> <th>End</th>	Sector	Start	End	
120         H'780000         H'781           119         H'770000         H'771           118         H'760000         H'771           117         H'750000         H'751           116         H'740000         H'771           115         H'730000         H'771           116         H'740000         H'771           115         H'730000         H'721           113         H'710000         H'721           113         H'710000         H'701           112         H'700000         H'611           110         H'660000         H'661           109         H'6D0000         H'661           106         H'620000         H'661           107         H'680000         H'681           106         H'67000         H'671           105         H'69000         H'681           103         H'67000         H'661           104         H'680000         H'661           105         H'660000         H'661           100         H'660000         H'661           101         H'650000         H'661           102         H'660000         H'661	122	H <b>'</b> 7A0000	h'7afff	
119         H'770000         H'771           118         H'760000         H'761           117         H'750000         H'761           116         H'740000         H'761           115         H'730000         H'771           115         H'720000         H'721           113         H'710000         H'721           113         H'710000         H'701           112         H'70000         H'701           111         H'6F0000         H'6F1           109         H'6D000         H'6F1           108         H'6C0000         H'6F1           107         H'6B0000         H'6F1           105         H'690000         H'6F1           106         H'6A0000         H'6F1           105         H'690000         H'6F1           104         H'680000         H'6F1           102         H'660000         H'6F1           103         H'670000         H'6F1           100         H'650000         H'6F1           99         H'630000         H'651           100         H'660000         H'661           97         H'610000         H'621	121	н'790000	H'79FFFF	
118         H'760000         H'761           117         H'750000         H'751           116         H'740000         H'741           115         H'730000         H'741           115         H'730000         H'741           115         H'70000         H'741           113         H'710000         H'741           112         H'70000         H'741           111         H'6F0000         H'6F1           110         H'6E0000         H'6F1           110         H'6E0000         H'6F1           109         H'6D0000         H'6F1           106         H'6C0000         H'6F1           107         H'6B0000         H'6F1           106         H'6A0000         H'6F1           106         H'6A0000         H'6F1           107         H'6B0000         H'6F1           104         H'630000         H'6F1           102         H'660000         H'661           101         H'650000         H'661           100         H'640000         H'661           99         H'630000         H'661           97         H'610000         H'621	120	н'780000	H'78FFFF	
117         H'750000         H'751           116         H'740000         H'741           115         H'730000         H'731           114         H'720000         H'721           113         H'710000         H'711           112         H'70000         H'711           111         H'6F0000         H'6F1           110         H'6E0000         H'6E1           109         H'6D000         H'6E1           108         H'6C0000         H'6E1           106         H'6B000         H'6E1           105         H'69000         H'681           103         H'670000         H'661           101         H'650000         H'661           101         H'650000         H'661           101         H'660000         H'661           101         H'660000         H'661           100         H'640000         H'661           100         H'640000         H'661           100         H'640000         H'661           101         H'660000         H'661           102         H'660000         H'661           103         H'660000         H'661	119	н'770000	H'77FFFF	
116         H'740000         H'74H           115         H'730000         H'73H           114         H'720000         H'72H           113         H'710000         H'71H           112         H'70000         H'70H           111         H'6F0000         H'6FH           110         H'6E0000         H'6FH           110         H'6E0000         H'6FH           109         H'6D0000         H'6FH           108         H'6C0000         H'6FH           106         H'6B0000         H'6FH           106         H'6B0000         H'6FH           105         H'6B0000         H'6FH           104         H'6B0000         H'6FH           103         H'670000         H'6FH           104         H'680000         H'6FH           105         H'660000         H'6FH           100         H'660000         H'6FH           101         H'660000         H'6FH           102         H'660000         H'6FH           103         H'67000         H'6FH           104         H'660000         H'6FH           105         H'660000         H'6FH	118	н'760000	H'76FFFF	
115         H'730000         H'731           114         H'720000         H'721           113         H'710000         H'711           112         H'700000         H'711           112         H'700000         H'611           110         H'6E0000         H'6E1           109         H'6D000         H'6E1           109         H'6C0000         H'6E1           107         H'6B0000         H'6E1           106         H'620000         H'6E1           105         H'690000         H'6E1           104         H'630000         H'661           102         H'660000         H'661           101         H'650000         H'661           99         H'630000         H'661           99         H'660000         H'661           99         H'660000         H'661           97         H'610000         H'621           96         H'600000         H'611           96         H'5F0000         H'611           95         H'5F0000         H'5F1	117	н'750000	H'75FFFF	
114         H'720000         H'72H           113         H'710000         H'71H           112         H'700000         H'70H           111         H'6F0000         H'6FH           110         H'6E0000         H'6EH           109         H'6C0000         H'6EH           108         H'6C0000         H'6CH           107         H'6B0000         H'6EH           106         H'6A0000         H'6H           105         H'690000         H'69H           104         H'680000         H'6H           102         H'660000         H'65H           100         H'630000         H'65H           101         H'650000         H'65H           102         H'660000         H'64H           99         H'630000         H'65H           98         H'620000         H'64H           97         H'610000         H'64H           96         H'600000         H'64H           95         H'5F0000         H'5FH	116	н'740000	H'74FFFF	
113         H'710000         H'71H           112         H'700000         H'70H           111         H'6F0000         H'6FH           110         H'6E0000         H'6FH           110         H'6C0000         H'6FH           109         H'6D0000         H'6FH           108         H'6C0000         H'6CH           107         H'6B0000         H'6FH           106         H'6A0000         H'6FH           105         H'690000         H'6FH           103         H'670000         H'6FH           103         H'670000         H'6FH           101         H'680000         H'6FH           102         H'660000         H'6FH           100         H'66000         H'6FH           99         H'630000         H'6FH           99         H'660000         H'6FH           97         H'610000         H'67H           96         H'610000         H'60H           95         H'5F0000         H'5FH	115	н'730000	H'73FFFF	
112         H'700000         H'70H           111         H'6F0000         H'6FH           110         H'6E0000         H'6FH           109         H'6D000         H'6EH           108         H'6C0000         H'6CH           107         H'6B0000         H'6EH           106         H'6A0000         H'6H           105         H'690000         H'69H           104         H'680000         H'6H           102         H'660000         H'65H           100         H'650000         H'65H           101         H'650000         H'65H           100         H'640000         H'65H           99         H'630000         H'65H           98         H'620000         H'64H           96         H'610000         H'61H           95         H'5F0000         H'5FH	114	н'720000	H'72FFFF	
111         H'6F0000         H'6F1           110         H'6E0000         H'6E1           109         H'6D0000         H'6E1           108         H'6C0000         H'6C1           107         H'6B0000         H'6E1           106         H'6A0000         H'6A1           105         H'690000         H'681           103         H'670000         H'661           101         H'650000         H'661           100         H'660000         H'661           101         H'650000         H'661           100         H'640000         H'661           100         H'640000         H'661           99         H'630000         H'661           97         H'610000         H'661           96         H'610000         H'611           95         H'5F0000         H'5F1	113	н'710000	H'71FFFF	
110         H' 6E0000         H' 6E1           109         H' 6D0000         H' 6D1           108         H' 6C0000         H' 6D1           107         H' 6B0000         H' 6D1           106         H' 6A0000         H' 6D1           105         H' 690000         H' 6D1           104         H' 680000         H' 6B1           102         H' 660000         H' 661           101         H' 650000         H' 661           100         H' 640000         H' 651           98         H' 620000         H' 621           97         H' 610000         H' 621           96         H' 600000         H' 601           95         H' 5F0000         H' 5F1	112	н'700000	H'70FFFF	
109         H'6D000         H'6D           108         H'6C000         H'6C           107         H'6B000         H'6B           106         H'6A000         H'6B           105         H'69000         H'6B           104         H'66000         H'6B           102         H'66000         H'65           101         H'65000         H'65           100         H'64000         H'65           100         H'64000         H'65           199         H'63000         H'63           98         H'62000         H'62           97         H'61000         H'61           96         H'60000         H'61           95         H'5F0000         H'5F	111	н'6F0000	H'6FFFF	
108         H'6C0000         H'6CH           107         H'6B0000         H'6BH           106         H'6A0000         H'6BH           105         H'690000         H'69H           104         H'680000         H'68H           103         H'670000         H'67H           102         H'660000         H'66H           101         H'650000         H'65H           100         H'640000         H'64H           99         H'630000         H'64H           98         H'620000         H'62H           97         H'610000         H'64H           96         H'600000         H'60H           95         H'5F0000         H'5FH	110	н'6Е0000	H'6EFFFF	
107         H'6B0000         H'6B1           106         H'6A0000         H'6A1           105         H'690000         H'6A1           104         H'680000         H'681           103         H'670000         H'671           102         H'660000         H'661           101         H'650000         H'661           100         H'640000         H'641           99         H'630000         H'631           98         H'620000         H'621           97         H'610000         H'611           96         H'550000         H'611           95         H'550000         H'551	109	н'6D0000	H'6DFFFF	
106         H' 6A0000         H' 6A1           105         H' 690000         H' 691           104         H' 680000         H' 681           103         H' 670000         H' 671           102         H' 660000         H' 661           101         H' 650000         H' 661           100         H' 640000         H' 641           99         H' 630000         H' 641           98         H' 620000         H' 621           97         H' 610000         H' 611           96         H' 600000         H' 601           95         H' 5F0000         H' 5F1	108	н'6С0000	H'6CFFFF	
105         H'690000         H'691           104         H'680000         H'681           103         H'670000         H'671           102         H'660000         H'661           101         H'650000         H'661           100         H'640000         H'641           99         H'630000         H'631           98         H'620000         H'621           97         H'610000         H'611           96         H'5F0000         H'5F1	107	н'6в0000	H'6BFFFF	
104         H'680000         H'681           103         H'670000         H'671           102         H'660000         H'661           101         H'650000         H'661           100         H'640000         H'641           99         H'630000         H'631           98         H'620000         H'621           97         H'610000         H'611           96         H'600000         H'601           95         H'5F0000         H'5F1	106	H'6A0000	h'6AFFFF	
103       H'670000       H'671         102       H'660000       H'661         101       H'650000       H'661         100       H'640000       H'641         99       H'630000       H'631         98       H'620000       H'621         97       H'610000       H'611         96       H'60000       H'601         95       H'5F0000       H'5F1	105	Н'690000	H'69FFFF	
102         H'660000         H'661           101         H'650000         H'651           100         H'640000         H'641           99         H'630000         H'631           98         H'620000         H'621           97         H'610000         H'611           96         H'600000         H'601           95         H'5F0000         H'5F1	104	н'680000	H'68FFFF	
101         H'650000         H'651           100         H'640000         H'641           99         H'630000         H'631           98         H'620000         H'621           97         H'610000         H'611           96         H'600000         H'601           95         H'5F0000         H'5F1	103	н'670000	H'67FFFF	
100         H'640000         H'641           99         H'630000         H'631           98         H'620000         H'621           97         H'610000         H'611           96         H'600000         H'601           95         H'5F0000         H'5F1	102	Н'660000	H'66FFFF	
99         H'630000         H'631           98         H'620000         H'621           97         H'610000         H'611           96         H'600000         H'601           95         H'5F0000         H'5FH	101	н'650000	H'65FFFF	
98         H'620000         H'621           97         H'610000         H'611           96         H'600000         H'601           95         H'5F0000         H'5F1	100	H'640000	H'64FFFF	
97         H'610000         H'611           96         H'600000         H'601           95         H'5F0000         H'5F1	99	н'630000	H'63FFFF	
96         H'600000         H'601           95         H'5F0000         H'5F1	98	Н'620000	H'62FFFF	
95 H'5F0000 H'5F1	97	H'610000	H'61FFFF	
	96	н'600000	H'60FFFF	
94 H'5E0000 H'5EI	95	H'5F0000	h'5ffff	
	94	H'5E0000	H'5EFFFF	
93 H'5D0000 H'5DH	93	H'5D0000	h'5DFFFF	
92 H'5C0000 H'5CH	92	н'5С0000	h'5CFFFF	

0	Address Range (Byte Addresses in HEX)	
Sector	Start	End
90	H <b>'</b> 5A0000	h'5affff
89	н'590000	H'59FFFF
88	н'580000	H'58FFFF
87	н'570000	H <b>'</b> 57FFFF
86	н'560000	H'56FFFF
85	н'550000	H'55FFFF
84	н'540000	H'54FFFF
83	н'530000	H'53FFFF
82	н'520000	H'52FFFF
81	н'510000	H'51FFFF
80	н'500000	H'50FFFF
79	H'4F0000	h'4ffff
78	H'4E0000	h'4effff
77	H'4D0000	h <b>'</b> 4dffff
76	н'4С0000	h'4CFFFF
75	H'4B0000	h'4bffff
74	H'4A0000	h'4AFFFF
73	н'490000	H <b>'</b> 49FFFF
72	н'480000	H'48FFFF
71	Н'470000	H'47FFFF
70	н'460000	H'46FFFF
69	н'450000	H'45FFFF
68	H'440000	H'44FFFF
67	н'430000	H'43FFFF
66	Н'420000	H'42FFFF
65	н'410000	H'41FFFF
64	н'400000	H'40FFFF
63	H'3F0000	H'3FFFFF
62	H'3E0000	H'3EFFFF
61	H'3D0000	h'3dffff
60	Н'ЗСОООО	H'3CFFFF

0	Address Range (Byte Addresses in HEX)		
Sector	Start	End	
58	н'ЗАОООО	h'3AFFFF	
57	н'390000	H'39FFFF	
56	н'380000	H'38FFFF	
55	н'370000	H'37FFFF	
54	н'360000	H'36FFFF	
53	н'350000	H'35FFFF	
52	н'340000	H'34FFFF	
51	н'330000	H'33FFFF	
50	н'320000	H'32FFFF	
49	н'310000	H'31FFFF	
48	н'300000	H'30FFFF	
47	H'2F0000	H'2FFFF	
46	H'2E0000	H'2EFFFF	
45	н'2D0000	H'2DFFFF	
44	н'2С0000	H'2CFFFF	
43	н'2в0000	H'2BFFFF	
42	H'2A0000	h'2AFFFF	
41	н'290000	H'29FFFF	
40	Н'280000	H'28FFFF	
39	н'270000	H'27FFFF	
38	Н'260000	H'26FFFF	
37	н'250000	H'25FFFF	
36	Н'240000	H'24FFFF	
35	н'230000	H'23FFFF	
34	Н'220000	H'22FFFF	
33	Н'210000	H'21FFFF	
32	Н'200000	H'20FFFF	
31	H'1F0000	H'1FFFFF	
30	H'1E0000	H'1EFFFF	
29	H'1D0000	H'1DFFFF	
28	н'1С0000	H'1CFFFF	
27	н'1в0000	H'1BFFFF	

Sector         Start           26         H'1A0000           25         H'190000           24         H'180000           23         H'170000           22         H'160000           21         H'150000           20         H'130000           19         H'130000	End H'1AFFFF H'19FFFF H'18FFFF H'16FFFF H'16FFFF H'15FFFF H'14FFFF H'13FFFF H'12FFFF
25         H'190000           24         H'180000           23         H'170000           22         H'160000           21         H'150000           20         H'140000           19         H'130000	H'19FFFF H'18FFFF H'17FFFF H'16FFFF H'15FFFF H'14FFFF H'13FFFF
24         H'180000           23         H'170000           22         H'160000           21         H'150000           20         H'140000           19         H'130000	H'18FFFF H'17FFFF H'16FFFF H'15FFFF H'14FFFF H'13FFFF
23         H'170000           22         H'160000           21         H'150000           20         H'140000           19         H'130000	H'17FFFF H'16FFFF H'15FFFF H'14FFFF H'13FFFF
22         H'160000           21         H'150000           20         H'140000           19         H'130000	H'16FFFF H'15FFFF H'14FFFF H'13FFFF
21         H'150000           20         H'140000           19         H'130000	H'15FFFF H'14FFFF H'13FFFF
20         H'140000           19         H'130000	H'14FFFF H'13FFFF
<b>19</b> H'130000	H'13FFFF
18 H'120000	H'12FFFF
17 H'110000	H'11FFFF
16 H'100000	H'10FFFF
15 H'OF0000	H'OFFFF
14 H'0E0000	H'OEFFFF
13 H'0D0000	H'ODFFFF
12 H'0C0000	H'OCFFFF
11 н'овоооо	H'OBFFFF
10 H'0A0000	H'OAFFFF
9 H'090000	H'09FFFF
<b>8</b> H'080000	H'08FFFF
<b>7</b> H'070000	H'07FFFF
6 Н'060000	H'06FFFF
5 H'050000	H'05FFFF
4 H'040000	H'04FFFF
<b>3</b> H'030000	H'O3FFFF
2 H'020000	H'02FFFF
1 H'010000	H'01FFFF

Sector         Start           31         H'1F0000           30         H'1E0000           29         H'1D0000           28         H'1C0000           27         H'1B0000           26         H'1A0000           25         H'190000           24         H'180000           23         H'170000	End H'1FFFFF H'1EFFFF H'1DFFFF H'1CFFFF H'1AFFFF H'1AFFFF H'18FFFF H'18FFFF H'17FFFF
30         H'1E0000           29         H'1D0000           28         H'1C0000           27         H'1B0000           26         H'1A0000           25         H'190000           24         H'180000           23         H'170000	H'1EFFFF H'1DFFFF H'1CFFFF H'1BFFFF H'1AFFFF H'19FFFF H'18FFFF
29         H'1D0000           28         H'1C0000           27         H'1B0000           26         H'1A0000           25         H'190000           24         H'180000           23         H'170000	H'1DFFFF H'1CFFFF H'1BFFFF H'1AFFFF H'19FFFF H'18FFFF
28         H'1C0000           27         H'1B0000           26         H'1A0000           25         H'190000           24         H'180000           23         H'170000	H'1CFFFF H'1BFFFF H'1AFFFF H'19FFFF H'18FFFF
27         H'1B0000           26         H'1A0000           25         H'190000           24         H'180000           23         H'170000	H'1BFFFF H'1AFFFF H'19FFFF H'18FFFF
26         H'1A0000           25         H'190000           24         H'180000           23         H'170000	H'1AFFFF H'19FFFF H'18FFFF
25         H'190000           24         H'180000           23         H'170000	H'19FFFF H'18FFFF
24         H'180000           23         H'170000	H'18FFFF
23 H'170000	
	H'17FFFF
22 н'160000	H'16FFFF
21 н'150000	H'15FFFF
<b>20</b> H'140000	H'14FFFF
19 н'130000	H'13FFFF
18 н'120000	H'12FFFF
17 н'110000	H'11FFFF
16 H'100000	H'10FFFF
15 H'0F0000	H'OFFFFF
14 н'0Е0000	H'OEFFFF
13 H'0D0000	h'ODFFFF
12 Н'ОСОООО	H'OCFFFF
11 н'овоооо	h'OBFFFF
10 H'0A0000	h'OAFFFF
9 н'090000	H'09FFFF
8 н'080000	H'08FFFF
7 H'070000	H'07FFFF
6 Н'060000	H'06FFFF
5 н'050000	H'05FFFF
4 H'040000	H'04FFFF
3 н'030000	H'03FFFF
2 H'020000	H'02FFFF
1 H'010000	H'01FFFF

Table 4–13. Address Range for Sectors in EPCS4 Device			
Sector	Address Range (Byte Addresses in HEX)		
Sector	Start	End	
7	н'70000	H'7FFFF	
6	н'60000	H'6FFFF	
5	н'50000	H'5FFFF	
4	н'40000	H'4FFFF	
3	Н'30000	H'3FFFF	
2	н'20000	H'2FFFF	
1	н'10000	H'1FFFF	
0	Н'00000	H'OFFFF	

Table 4–14. Address Range for Sectors in EPCS1 Device			
Sector	Address Range (Byte Addresses in HEX)		
Sector	Start	End	
3	H'18000	H'1FFFF	
2	Н'10000	H'17FFF	
1	Н'08000	H'OFFFF	
0	Н'00000	H'07FFF	

## **Operation Codes**

This section describes the operations that can be used to access the memory in serial configuration devices. The DATA, DCLK, ASDI, and nCS signals access the memory in serial configuration devices. All serial configuration device operation codes, addresses and data are shifted in and out of the device serially, with the most significant bit (MSB) first.

The device samples the active serial data input on the first rising edge of the DCLK after the active low chip select (nCS) input signal is driven low. Shift the operation code (MSB first) serially into the serial configuration device through the active serial data input pin. Each operation code bit is latched into the serial configuration device on the rising edge of the DCLK.

Different operations require a different sequence of inputs. While executing an operation, you must shift in the desired operation code, followed by the address bytes, data bytes, both, or neither. The device must drive nCS high after the last bit of the operation sequence is shifted in. Table 4–15 shows the operation sequence for every operation supported by the serial configuration devices.

For the read byte, read status, and read silicon ID operations, the shifted-in operation sequence is followed by data shifted out on the DATA pin. You can drive the nCS pin high after any bit of the data-out sequence is shifted out.

For the write byte, erase bulk, erase sector, write enable, write disable, and write status operations, drive the nCS pin high exactly at a byte boundary (drive the nCS pin high a multiple of eight clock pulses after the nCS pin is driven low); otherwise, the operation is rejected and is not executed.

All attempts to access the memory contents while a write or erase cycle is in progress will not be granted, and the write or erase cycle will continue unaffected.

Table 4–15. Operation Codes for Serial Configuration Devices					
Operation	Operation Code (1)	Address Bytes	Dummy Bytes	Data Bytes	DCLK f <sub>MAX</sub> (MHz)
Write enable	0000 0110	0	0	0	25
Write disable	0000 0100	0	0	0	25
Read status	0000 0101	0	0	1 to infinite (2)	25
Read bytes	0000 0011	3	0	1 to infinite (2)	20
Read silicon ID (4)	1010 1011	0	3	1 to infinite (2)	25
Write status	0000 0001	0	0	1	25
Write bytes	0000 0010	3	0	1 to 256 (3)	25
Erase bulk	1100 0111	0	0	0	25
Erase sector	1101 1000	3	0	0	25
Read Device Identification (5)	1001 1111	0	2	1 to infinite (2)	25


Notes to Table 4–15:

(1) The MSB is listed first and the least significant bit (LSB) is listed last.

- (2) The status register, data or silicon ID are read out at least once on the DATA pin and will continuously be read out until nCS is driven high.
- (3) Write bytes operation requires at least one data byte on the DATA pin. If more than 256 bytes are sent to the device, only the last 256 bytes are written to the memory.
- (4) Read silicon ID operation is available only for EPCS1, EPCS4, EPCS16, and EPCS64 devices.
- (5) Read Device Identification operation is available only for the EPCS128 device.

### Write Enable Operation

The write enable operation code is b'0000 0110, and the MSB is listed first. The write enable operation sets the write enable latch bit, which is bit 1 in the status register. Always set the write enable latch bit before write bytes, write status, erase bulk, and erase sector operations. Figure 4–5 shows the timing diagram for the write enable operation. Figures 4–7 and 4–8 show the status register bit definitions.




### Write Disable Operation

The write disable operation code is b'0000 0100, with the MSB listed first. The write disable operation resets the write enable latch bit, which is bit 1 in the status register. To prevent the memory from being written unintentionally, the write enable latch bit is automatically reset when implementing the write disable operation as well as under the following conditions:

- Power up
- Write bytes operation completion
- Write status operation completion
- Erase bulk operation completion
- Erase sector operation completion


Figure 4–6 shows the timing diagram for the write disable operation.




### Read Status Operation

The read status operation code is b '0000 0101, with the MSB listed first. You can use the read status operation to read the status register. Figures 4–7 and 4–8 show the status bits in the status register of both serial configuration devices.

### Figure 4–7. EPCS4, EPCS16, EPCS64, and EPCS128 Status Register Status Bits







Setting the write in progress bit to 1 indicates that the serial configuration device is busy with a write or erase cycle. Resetting the write in progress bit to 0 means no write or erase cycle is in progress.

Resetting the write enable latch bit to 0 indicates that no write or erase cycle will be accepted. Set the write enable latch bit to 1 before every write bytes, write status, erase bulk, and erase sector operation.

The non-volatile block protect bits determine the area of the memory protected from being written or erased unintentionally. Table 4–16 through Table 4–20 show the protected area in the serial configuration devices with reference to the block protect bits. The erase bulk operation is only available when all the block protect bits are 0. When any of the block protect bits are set to 1, the relevant area is protected from being written by write bytes operations or erased by erase sector operations.

Table 4–16. Block Protection Bits in EPCS1 Device				
Status Register Content		Memory Content		
BP1 Bit	BPO Bit	Protected Area	Unprotected Area	
0	0	None	All four sectors: 0 to 3	
0	1	Sector 3	Three sectors: 0 to 2	
1	0	Two sectors: 2 and 3	Two sectors: 0 and 1	
1	1	All sectors	None	

Table 4–	Table 4–17. Block Protection Bits in EPCS4 Device						
Status Register Content			Memory Content				
BP2 Bit	BP1 Bit	BPO Bit	Protected Area Unprotected Are				
0	0	0	None	All eight sectors: 0 to 7			
0	0	1	Sector 7	Seven sectors: 0 to 6			
0	1	0	Sectors 6 and 7	Six sectors: 0 to 5			
0	1	1	Four sectors: 4 to 7	Four sectors: 0 to 3			
1	0	0	All sectors	None			
1	0	1	All sectors	None			
1	1	0	All sectors	None			
1	1	1	All sectors	None			


Status Register Content			Memory Content		
BP2 Bit	BP1 BP0 Protected Area Bit Bit		Protected Area	Unprotected Area	
0	0	0	None	All sectors (32 sectors 0 to 31)	
0	0	1	Upper 32nd (Sector 31)	Lower 31/32nds (31 sectors: 0 to 30)	
0	1	0	Upper sixteenth (two sectors: 30 and 31) Lower 15/16ths (30 sectors: 0 to 29		
0	1	1	Upper eighth (four sectors: 28 to 31)	Lower seven-eighths (28 sectors: 0 to 27)	
1	0	0	Upper quarter (eight sectors: 24 to 31)	Lower three-quarters (24 sectors: 0 to 23)	
1	0	1	Upper half (sixteen sectors: 16 to 31)	Lower half (16 sectors: 0 to 15)	
1	1	0	All sectors (32 sectors: 0 to 31)	None	
1	1	1	All sectors (32 sectors: 0 to 31)	None	

Table	Table 4–19. Block Protection Bits in EPCS64 Device						
Status Register Content			ter Memory Content				
BP2 Bit	Protected Area		Protected Area	Unprotected Area			
0	0	0	None	All sectors (128 sectors: 0 to 127)			
0	0	1	Upper 64th (2 sectors: 126 and 127)	Lower 63/64ths (126 sectors: 0 to 125)			
0	1	0	Jpper 32nd (4 sectors: 124 to 127)Lower 31/32nds (124 sectors: 0 to				
0	1	1	Upper sixteenth (8 sectors: 120 to 127)	Lower 15/16ths (120 sectors: 0 to 119)			
1	0	0	Upper eighth (16 sectors: 112 to 127)	Lower seven-eighths (112 sectors: 0 to 111)			
1	0	1	Upper quarter (32 sectors: 96 to 127) Lower three-quarters (96 sectors: 0 to				
1	1	0	Upper half (64 sectors: 64 to 127)	Lower half (64 sectors: 0 to 63)			
1	1	1	All sectors (128 sectors: 0 to 127)	None			

Status Register Memory Content			ry Content	
BP2 Bit			Protected Area	Unprotected Area
0	0	0	None All sectors (64 sectors: 0 to 63)	
0	0	1	Upper 64th (1 sector: 63)	Lower 63/64ths (63 sectors: 0 to 62)
0	1	0	per 32nd (2 sectors: 62 to 63) Lower 31/32nds (62 sectors: 0 to 61)	
0	1	1	Upper 16th (4 sectors: 60 to 63)	Lower 15/16ths (60 sectors: 0 to 59)
1	0	0	Upper 8th (8 sectors: 56 to 63)	Lower seven-eighths (56 sectors: 0 to 55)
1	0	1	pper quarter (16 sectors: 48 to 63) Lower three-quarters (48 sectors: 0 to	
1	1	0	Upper half (32 sectors: 32 to 63)	Lower half (32 sectors: 0 to 31)
1	1	1	All sectors (64 sectors: 0 to 63)	None

You can read the status register at any time, even while a write or erase cycle is in progress. When one of these cycles is in progress, you can check the write in progress bit (bit 0 of the status register) before sending a new operation to the device. The device can also read the status register continuously, as shown in Figure 4–9.

Figure 4–9. Read Status Operation Timing Diagram




### Write Status Operation

The write status operation code is b'0000 0001, with the MSB listed first. Use the write status operation to set the status register block protection bits. The write status operation has no effect on the other bits. Therefore, you can implement this operation to protect certain memory sectors, as defined in Table 4–16 through Table 4–20. After setting the block protect bits, the protected memory sectors are treated as read-only memory. You must execute the write enable operation before the write status operation so the device sets the status register's write enable latch bit to 1.

The write status operation is implemented by driving nCS low, followed by shifting in the write status operation code and one data byte for the status register on the ASDI pin. Figure 4–10 shows the timing diagram for the write status operation. nCS must be driven high after the eighth bit of the data byte has been latched in, otherwise, the write status operation is not executed.

Immediately after nCS drives high, the device initiates the self-timed write status cycle. The self-timed write status cycle usually takes 5 ms for all serial configuration devices and is guaranteed to be less than 15 ms (refer to  $t_{WS}$  in Table 4–23). You must account for this delay to ensure that the status register is written with desired block protect bits. Alternatively, you can check the write in progress bit in the status register by executing the read status operation while the self-timed write status cycle is in progress. The write in progress bit is 1 during the self-timed write status cycle, and 0 when it is complete.




### Read Bytes Operation

The read bytes operation code is b'0000 0011, with the MSB listed first. To read the memory contents of the serial configuration device, the device is first selected by driving nCS low. Then, the read bytes operation code is shifted in followed by a 3-byte address (A[23..0]). Each address bit must be latched in on the rising edge of the DCLK. After the address is latched in, the memory contents of the specified address are shifted out serially on the DATA pin, beginning with the MSB. For reading Raw Programming Data files (**.rpd**), the content is shifted out serially beginning with the LSB. Each data bit is shifted out on the falling edge of

DCLK. The maximum DCLK frequency during the read bytes operation is 20 MHz. Figure 4–11 shows the timing diagram for the read bytes operation.

The first byte address can be at any location. The device automatically increments the address to the next higher address after shifting out each byte of data. Therefore, the device can read the whole memory with a single read bytes operation. When the device reaches the highest address, the address counter restarts at  $0 \times 000000$ , allowing the memory contents to be read out indefinitely until the read bytes operation is terminated by driving nCS high. The device can drive nCS high any time after data is shifted out. If the read bytes operation is shifted in while a write or erase cycle is in progress, the operation is not executed and has no effect on the write or erase cycle in progress.

Figure 4–11. Read Bytes Operation Timing Diagram



#### Notes to Figure 4–11:

- Address bit A[23] is a don't-care bit in the EPCS64 device. Address bits A[23..21] are don't-care bits in the EPCS16 device. Address bits A[23..19] are don't-care bits in the EPCS4 device. Address bits A[23..17] are don't-care bits in the EPCS1 device.
- (2) For RPD files, the read sequence shifts out the LSB of the data byte first.

#### Read Silicon ID Operation


The read silicon ID operation code is b '1010 1011, with the MSB listed first. Only EPCS1, EPCS4, EPCS16, and EPCS64 devices support this operation. It reads the serial configuration device's 8-bit silicon ID from the DATA output pin. If this operation is shifted in during an erase or write cycle, it is ignored and has no effect on the cycle that is in progress.


Table 4–21. Serial Configuration Device Silicon ID				
Serial Configuration Device Silicon ID (Binary Value)				
EPCS1	b'0001 0000			
EPCS4	b'0001 0010			
EPCS16	b'0001 0100			
EPCS64	b'0001 0110			

Table 4–21 shows the serial configuration device silicon IDs.

The device implements the read silicon ID operation by driving nCS low then shifting in the read silicon ID operation code followed by three dummy bytes on ASDI. The serial configuration device's 8-bit silicon ID is then shifted out on the DATA pin on the falling edge of DCLK, as shown in Figure 4–12. The device can terminate the read silicon ID operation by driving nCS high after the silicon ID has been read at least once. Sending additional clock cycles on DCLK while nCS is driven low can cause the silicon ID to be shifted out repeatedly.

Figure 4–12. Read Silicon ID Operation Timing Diagram






Read Device Identification Operation

The read device identification operation code is b'1001 1111, with the MSB listed first. Only EPCS128 device supports this operation. It reads the serial configuration device's 8-bit device identification from the DATA output pin. If this operation is shifted in during an erase or write cycle, it is ignored and has no effect on the cycle that is in progress. Table 4–22 shows the serial configuration device identification.

Table 4–22. Serial Configuration Device Identification				
Serial Configuration Device Silicon ID (Binary Value)				
EPCS128	b'0001 1000			

The device implements the read device identification operation by driving nCS low then shifting in the read device identification operation code followed by one dummy byte on ASDI. The serial configuration device's 16-bit device identification is then shifted out on the DATA pin on the falling edge of DCLK, as shown in Figure 4–13. The device can terminate the read device identification operation by driving nCS high after reading the device identification at least once.

Figure 4–13. Read Device Identification Operation Timing Diagram



Note to Figure 4–13:

(1) Only EPCS128 device supports read device identification operation.

### Write Bytes Operation

The write bytes operation code is b'0000 0010, with the MSB listed first. The write bytes operation allows bytes to be written to the memory. The write enable operation must be executed prior to the write bytes operation to set the write enable latch bit in the status register to 1.

The write bytes operation is implemented by driving nCS low, followed by the write bytes operation code, three address bytes and a minimum one data byte on ASDI. If the eight least significant address bits (A[7..0]) are not all 0, all sent data that goes beyond the end of the current page is not written into the next page. Instead, this data is written at the start address of the same page (from the address whose eight LSBs are all 0). Drive nCS low during the entire write bytes operation sequence, as shown in Figure 4–14. If more than 256 data bytes are shifted into the serial configuration device with a write bytes operation, the previously latched data is discarded and the last 256 bytes are written to the page. However, if less than 256 data bytes are shifted into the serial configuration device, they are guaranteed to be written at the specified addresses and the other bytes of the same page are unaffected.

If the design must write more than 256 data bytes to the memory, it needs more than one page of memory. Send the write enable and write bytes operation codes followed by three new targeted address bytes and 256 data bytes before a new page is written.

nCS must be driven high after the eighth bit of the last data byte has been latched in. Otherwise, the device will not execute the write bytes operation. The write enable latch bit in the status register is reset to 0 before the completion of each write bytes operation. Therefore, the write enable operation must be carried out before the next write bytes operation.

The device initiates the self-timed write cycle immediately after nCS is driven high. Refer to  $t_{WB}$  in Table 4–23 for the self-timed write cycle time for the respective EPCS devices. Therefore, you must account for this amount of delay before another page of memory is written. Alternatively, you can check the status register's write in progress bit by executing the read status operation while the self-timed write cycle is in progress. The write in progress bit is set to 1 during the self-timed write cycle, and 0 when it is complete.

Figure 4–14. Write Bytes Operation Timing Diagram

#### Notes to Figure 4–14:

- Address bit A[23] is a don't-care bit in the EPCS64 device. Address bits A[23..21] are don't-care bits in the EPCS16 device. Address bits A[23..19] are don't-care bits in the EPCS4 device. Address bits A[23..17] are don't-care bits in the EPCS1 device.
- (2) For RPD files, write the LSB of the data byte first.


#### Erase Bulk Operation

The erase bulk operation code is b'1100 0111, with the MSB listed first. The erase bulk operation sets all memory bits to 1 or 0xFF. Similar to the write bytes operation, the write enable operation must be executed prior to the erase bulk operation so that the write enable latch bit in the status register is set to 1.

You can implement the erase bulk operation by driving nCS low and then shifting in the erase bulk operation code on the ASDI pin. nCS must be driven high after the eighth bit of the erase bulk operation code has been latched in. Figure 4–15 shows the timing diagram.

The device initiates the self-timed erase bulk cycle immediately after nCS is driven high. Refer to  $t_{EB}$  in Table 4–23 for the self-timed erase bulk cycle time for the respective EPCS devices.

You must account for this delay before accessing the memory contents. Alternatively, you can check the write in progress bit in the status register by executing the read status operation while the self-timed erase cycle is in progress. The write in progress bit is 1 during the self-timed erase cycle and 0 when it is complete. The write enable latch bit in the status register is reset to 0 before the erase cycle is complete.



### Figure 4–15. Erase Bulk Operation Timing Diagram


#### Erase Sector Operation

The erase sector operation code is b'1101 1000, with the MSB listed first. The erase sector operation allows the user to erase a certain sector in the serial configuration device by setting all bits inside the sector to 1 or 0xFF. This operation is useful for users who access the unused sectors as general purpose memory in their applications.

The write enable operation must be executed prior to the erase sector operation so that the write enable latch bit in the status register is set to 1. The erase sector operation is implemented by first driving nCS low, then shifting in the erase sector operation code and the three address bytes of the chosen sector on the ASDI pin. The three address bytes for the erase sector operation can be any address inside the specified sector. (Refer to Table 4–10 through Table 4–14 for sector address range information.) Drive nCS high after the eighth bit of the erase sector operation code has been latched in. Figure 4–16 shows the timing diagram.

Immediately after the device drives nCS high, the self-timed erase sector cycle is initiated. Refer to  $t_{ES}$  in Table 4–23 for the self-timed erase sector cycle time for the respective EPCS devices. You must account for this amount of delay before the memory contents can be accessed. Alternatively, you can check the write in progress bit in the status register by executing the read status operation while the erase cycle is in progress. The write in progress bit is 1 during the self-timed erase cycle and 0 when it is complete. The write enable latch bit in the status register resets to 0 before the erase cycle is complete.

Figure 4–16. Erase Sector Operation Timing Diagram



#### Note to Figure 4–16:

 Address bit A[23] is a don't-care bit in the EPCS64 device. Address bits A[23..21] are don't-care bits in the EPCS16 device. Address bits A[23..19] are don't-care bits in the EPCS4 device. Address bits A[23..17] are don't-care bits in the EPCS1 device.

# Power and Operation

This section describes the power modes, power-on reset (POR) delay, error detection, and initial programming state of serial configuration devices.

### **Power Mode**

Serial configuration devices support active power and standby power modes. When nCS is low, the device is enabled and is in active power mode. The FPGA is configured while in active power mode. When nCS is high, the device is disabled but could remain in active power mode until all internal cycles have completed (such as write or erase operations). The serial configuration device then goes into stand-by power mode. The I<sub>CC1</sub>

parameter specifies the  $V_{CC}$  supply current when the device is in active power mode and the  $I_{CC0}$  parameter specifies the current when the device is in stand-by power mode (refer to Table 4–29).

### **Power-On Reset**

During initial power-up, a POR delay occurs to ensure the system voltage levels have stabilized. During AS configuration, the FPGA controls the configuration and has a longer POR delay than the serial configuration device.

•••

For the POR delay time, refer to the configuration chapter in the appropriate device handbook.

### **Error Detection**

During AS configuration with the serial configuration device, the FPGA monitors the configuration status through the nSTATUS and CONF\_DONE pins. If an error condition occurs (nSTATUS drives low) or if the CONF\_DONE pin does not go high, the FPGA will initiate reconfiguration by pulsing the nSTATUS and nCSO signals, which controls the chip select pin on the serial configuration device (nCS).

After an error, configuration automatically restarts if the **Auto-Restart Upon Frame Error** option is turned on in the Quartus II software. If the option is turned off, the system must monitor the nSTATUS signal for errors and then pulse the nCONFIG signal low to restart configuration.

# Timing Information

Figure 4–17 shows the timing waveform for write operation to the serial configuration device.

Figure 4–17. Write Operation Timing




Table 4–23 defines the serial configuration device timing parameters for write operation.

Symbol	Parameter	Min	Тур	Max	Unit
fwclk	Write clock frequency (from FPGA, download cable, or embedded processor) for write enable, write disable, read status, read silicon ID, write bytes, erase bulk, and erase sector operations	_	_	25	MHz
t <sub>CH</sub>	DCLK high time	20	—	—	ns
t <sub>CL</sub>	DCLK low time	20	—	—	ns
t <sub>NCSSU</sub>	Chip select (nCS) setup time	10	—	—	ns
t <sub>NCSH</sub>	Chip select (nCS) hold time	10	—	—	ns
t <sub>DSU</sub>	Data (ASDI) in setup time before rising edge on DCLK	5	_	—	ns
t <sub>DH</sub>	Data (ASDI) hold time after rising edge on DCLK	5	—	_	ns
t <sub>CSH</sub>	Chip select high time	100	_	_	ns
t <sub>WB</sub> (1)	Write bytes cycle time for EPCS1, EPCS4, EPCS16, and EPCS64 devices	—	1.5	5	ms
	Write bytes cycle time for EPCS128 device	_	2.5	7	ms
t <sub>ws</sub> (1)	Write status cycle time	_	5	15	ms

Table 4–23.	Table 4–23. Write Operation Parameters (Part 2 of 2)						
Symbol	Parameter	Min	Тур	Max	Unit		
t <sub>EB</sub> (1)	Erase bulk cycle time for EPCS1 device	—	3	6	S		
	Erase bulk cycle time for EPCS4 device	_	5	10	S		
	Erase bulk cycle time for EPCS16 device	_	17	40	S		
	Erase bulk cycle time for EPCS64 device	_	68	160	S		
	Erase bulk cycle time for EPCS128 device	-	105	250	s		
t <sub>ES</sub> (1)	Erase sector cycle time for EPCS1, EPCS4, EPCS16, and EPCS64 devices	_	2	3	S		
	Erase sector cycle time for EPCS128 device	—	2	6	S		

#### Note to Table 4–23:

(1) These parameters are not shown in Figure 4–17.

Figure 4–18 shows the timing waveform for the serial configuration device's read operation.




Table 4–24 defines the serial configuration device timing parameters for read operation.

Table 4–24. Read Operation Parameters (Part 1 of 2)					
Symbol	Parameter	Min	Max	Unit	
f <sub>RCLK</sub>	Read clock frequency (from FPGA or embedded processor) for read bytes operation	_	20	MHz	
t <sub>CH</sub>	DCLK high time	25	_	ns	
t <sub>CL</sub>	DCLK low time	25		ns	

Table 4–24. Read Operation Parameters (Part 2 of 2)					
Symbol Parameter Min Max Unit					
t <sub>ODIS</sub>	Output disable time after read	_	15	ns	
t <sub>nCLK2D</sub>	Clock falling edge to data	_	15	ns	

Figure 4–19 shows the timing waveform for FPGA AS configuration scheme using a serial configuration device.




Table 4-	-25. Timing Parameters for AS Configuration				
Symbol	Parameter	Min	Тур	Max	Unit
f <sub>CLK</sub>	DCLK frequency from Cyclone FPGA	14	17	20	MHz
	DCLK frequency from Stratix II or Cyclone II FPGA (40 MHz) (1)	20	26	40	MHz
	DCLK frequency from Stratix II or Cyclone II FPGA (20 MHz)	10	13	20	MHz
	DCLK frequency from Cyclone III FPGA (1)	20	30	40	MHz
	DCLK frequency from Stratix III FPGA (1)	15	25	40	MHz
t <sub>H</sub>	Data hold time after rising edge on DCLK	0	—	_	ns
t <sub>SU</sub>	Data set up time before rising edge on DCLK	5	—	_	ns

Table 4–25 shows the timing parameters for AS configuration mode.

Note to Table 4–25:

(1) Existing batches of EPCS1 and EPCS4 manufactured on 0.15 µm process geometry supports AS configuration up to 40 MHz. However, batches of EPCS1 and EPCS4 manufactured on 0.18 µm process geometry support only up to 20 MHz. EPCS16, EPCS64, and EPCS128 serial configuration devices are not affected. For information about product traceability and transition date to differentiate between 0.15 µm process geometry and 0.18 µm process geometry EPCS1 and EPCS4 serial configuration devices, refer to PCN 0514 Manufacturing Changes on EPCS Family process change notification on the Altera website at www.altera.com.

# Programming and Configuration File Support

The Quartus II design software provides programming support for serial configuration devices. After selecting the serial configuration device, the Quartus II software automatically generates the Programmer Object File (**.pof**) to program the device. The software allows users to select the appropriate serial configuration device density that most efficiently stores the configuration data for a selected FPGA.

The serial configuration device can be programmed in-system by an external microprocessor using SRunner. SRunner is a software driver developed for embedded serial configuration device programming that designers can customize to fit in different embedded systems. The SRunner can read RPD file and write to the serial configuration devices. The programming time is comparable to the Quartus II software programming time. Note that writing and reading the RPD file to the EPCS is different from other data and address bytes. The LSB of RPD bytes must be shifted out first during the read bytes instruction and the LSB of RPD bytes must be shifted in first during the write bytes instruction. This is because the FPGA reads the LSB of the RPD data first during the configuration process.



For more information about SRunner, refer to the *SRunner: An Embedded Solution for Serial Configuration Device Programming White Paper* and the source code on the Altera web site (**www.altera.com**).


Serial configuration devices can be programmed using the APU with the appropriate programming adapter (PLMSEPC-8) via the Quartus II software, USB Blaster, EthernetBlaster, or the ByteBlaster II download cable via the Quartus II software. In addition, many third-party programmers, such as BP Microsystems and System General, offer programming hardware that supports serial configuration devices.

During in-system programming of a serial configuration device via the USB Blaster, EthernetBlaster, or ByteBlaster II download cable, the cable pulls nCONFIG low to reset the FPGA and overrides the 10-k $\Omega$ pull-down resistor on the FPGA's nCE pin (refer to Figure 4–2). The download cable then uses the four interface pins (DATA, nCS, ASDI, and DCLK) to program the serial configuration device. Once the programming is complete, the download cable releases the serial configuration device's four interface pins and the FPGA's nCE pin, and pulses nCONFIG to start configuration.

The FPGA can program the serial configuration device in-system using the JTAG interface with the Serial FlashLoader. This solution allows you to indirectly program the serial configuration device using the same JTAG interface that is used to configure the FPGA.



For more information about the Serial FlashLoader, refer to *AN* 370: *Using the Serial FlashLoader with the Quartus II Software*.



- Altera Programming Hardware Data Sheet
- Programming Hardware Manufacturers
- USB Blaster USB Port Download Cable Development Tools Data Sheet
- ByteBlaster II Parallel Port Download Cable Data Sheet
- EthernetBlaster Communications Cable User Guide

# Operating Conditions

Tables 4–26 through 4–30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for serial configuration devices.

Table 4-	-26. Absolute Maximum Ratings	Note (1) (Part 1 of 2)			
Symbol	Parameter	Condition	Min	Max	Unit
V <sub>CC</sub>	Supply voltage for EPCS1, EPCS4, and EPCS16 devices	With respect to ground	-0.6	4.0	V
	Supply voltage for EPCS64 and EPCS128 devices	With respect to ground	-0.2	4.0	V

Table 4-	Table 4–26. Absolute Maximum Ratings       Note (1) (Part 2 of 2)						
Symbol	Parameter	Condition	Min	Max	Unit		
VI	DC input voltage for EPCS1, EPCS4, and EPCS16 devices	With respect to ground	-0.6	4.0	V		
	DC input voltage for EPCS64 and EPCS128 devices	With respect to ground	-0.5	4.0	V		
I <sub>MAX</sub>	DC V <sub>CC</sub> or GND current	—	—	15	mA		
I <sub>OUT</sub>	DC output current per pin	—	-25	25	mA		
P <sub>D</sub>	Power dissipation	—	—	54	mW		
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C		
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C		
TJ	Junction temperature	Under bias	—	135	°C		

Table 4-	Table 4–27. Recommended Operating Conditions							
Symbol	Parameter	Conditions	Min	Max	Unit			
V <sub>CC</sub>	Supply voltage	(2)	3.0	3.6	V			
VI	Input voltage	Respect to GND	-0.3	$0.3 + V_{CC}$	V			
Vo	Output voltage	_	0	V <sub>CC</sub>	V			
T <sub>A</sub>	Operating temperature	For commercial use	0	70	°C			
		For industrial use	-40	85	°C			
t <sub>R</sub>	Input rise time	_	—	5	ns			
t <sub>F</sub>	Input fall time	_	—	5	ns			

Table 4-	Table 4–28. DC Operating Conditions								
Symbol	Parameter	Conditions	Min	Max	Unit				
V <sub>IH</sub>	High-level input voltage for EPCS1, EPCS4, and EPCS16 devices	_	$0.7\times V_{CC}$	V <sub>CC</sub> + 0.4	V				
	High-level input voltage for EPCS64 and EPCS128 devices	_	$0.7\timesV_{CC}$	V <sub>CC</sub> + 0.2	V				
V <sub>IL</sub>	Low-level input voltage	—	-0.5	$0.3\timesV_{CC}$	V				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -100 μA <i>(3)</i>	$V_{CC}-0.2$	—	V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA (3)		0.4	V				
I <sub>I</sub>	Input leakage current	$V_{I} = V_{CC}$ or GND	-10	10	μA				
I <sub>OZ</sub>	Tri-state output off-state current	$V_{O} = V_{CC}$ or GND	-10	10	μA				

Table 4-	Table 4–29. I <sub>cc</sub> Supply Current							
Symbol	Parameter	Conditions	Min	Max	Unit			
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) for EPCS1, EPCS4, and EPCS16 devices	_	-	50	μA			
	V <sub>CC</sub> supply current (standby) for EPCS64 and EPCS128 devices	_	-	100	μA			
I <sub>CC1</sub>	V <sub>CC</sub> supply current (during active power mode) for EPCS1, EPCS4, and EPCS16 devices	_	5	15	mA			
	V <sub>CC</sub> supply current (during active power mode) for EPCS64 and EPCS128 devices	—	5	20	mA			

Table 4-	Table 4–30. Capacitance     Note (4)							
Symbol	Parameter	Conditions	Min	Max	Unit			
C <sub>IN</sub>	Input pin capacitance	V <sub>IN</sub> = 0 V	—	6	pF			
C <sub>OUT</sub>	Output pin capacitance	V <sub>OUT</sub> = 0 V		8	pF			

#### Notes to Table 4–26 through 4–30:

- (1) Refer to the Operating Requirements for Altera Devices Data Sheet.
- (2) Maximum  $V_{CC}$  rise time is 100 ms.
- (3) The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current; the I<sub>OL</sub> parameter refers to low-level TTL or CMOS output current.
- (4) Capacitance is sample-tested only at  $T_A = 25 \degree C$  and at a 20-MHz frequency.
- (5) Maximum  $I_{CC0} \, \mathrm{is} \, 100 \, \mu \mathrm{A}$  for EPCS64SI16N.

# **Pin Information**

As shown in Figures 4–20 and 4–21, the serial configuration device is an 8-pin or 16-pin device. The control pins on the serial configuration device are: serial data output (DATA), active serial data input (ASDI), serial clock (DCLK), and chip select (nCS). Table 4–31 shows the serial configuration device's pin descriptions.

Figure 4–20 shows the Altera serial configuration device 8-pin SOIC package and its pin-out diagram.







Figure 4–21 shows the Altera serial configuration device 16-pin SOIC package and its pin-out diagram.





Note to Figure 4–21:

(1) These pins can be left floating or connected to  $V_{CC}$  or GND, whichever is more convenient on the board.

Pin Name	Pin Number in 8-Pin SOIC Package	Pin Number in 16-Pin SOIC Package	Pin Type	Description
DATA	2	8	Output	The DATA output signal transfers data serially out of the serial configuration device to the FPGA during read/configuration operation. During a read/configuration operations, the serial configuration device is enabled by pulling nCS low. The DATA signal transitions on the falling edge of DCLK.
ASDI	5	15	Input	The AS data input signal is used to transfer data serially into the serial configuration device. It receives the data that should be programmed into the serial configuration device. Data is latched on the rising edge of DCLK.
nCS	1	7	Input	The active low chip select input signal toggles at the beginning and end of a valid instruction. When this signal is high, the device is deselected and the DATA pin is tri-stated. When this signal is low, it enables the device and puts the device in an active mode. After power up, the serial configuration device requires a falling edge on the nCS signal before beginning any operation.
DCLK	6	16	Input	DCLK is provided by the FPGA. This signal provides the timing of the serial interface. The data presented on ASDI is latched to the serial configuration device on the falling edge of DCLK. Data on the DATA pin changes after the falling edge of DCLK and is latched into the FPGA on the falling edge.
$V_{CC}$	3, 7, 8	1, 2, 9	Power	Power pins connect to 3.3 V.
GND	4	10	Ground	Ground pin.

# Package

All serial configuration devices are available in 8-pin or 16-pin plastic SOIC package.



For more information on Altera device packaging including mechanical drawing and specifications for this package, refer to the *Altera Device Package Information Data Sheet*.

# **Ordering Code**

Table 4–32 shows the ordering codes for serial configuration devices.

Table 4–32. Serial Configuration Device Ordering Codes				
Device	Ordering Code (1)			
EPCS1	EPCS1SI8 EPCS1SI8N			
EPCS4	EPCS4SI8 EPCS4SI8N			
EPCS16	EPCS16SI16N EPCS16SI8N			
EPCS64	EPCS64SI16N			
EPCS128	EPCS128SI16N			

Note to Table 4–32:

(1) N: Lead free.

# Document Revision History

Table 4–33 shows the revision history for this document.

Date & Document Version	Changes Made	Summary of Changes
August 2007 v3.0	<ul> <li>Updated "Introduction" section.</li> <li>Updated "Functional Description" section.</li> <li>Updated Table 4–1 through Table 4–3 and Table 4–6 through Table 4–8 to with EPCS128 device information.</li> <li>Added Table 4–5 on Arria GX.</li> <li>Added Note (4) to Figure 4–3.</li> <li>Added Note (5) to Figure 4–4.</li> <li>Updated Table 4–9 with EPCS128 device information.</li> <li>Added new Table 4–10 on address range for sectors in EPCS128 device.</li> <li>Updated Table 4–15 with information on "Read Device Identification" and added Note (5).</li> <li>Added new Table 4–20 on block protection bits in EPCS128 device.</li> <li>Added new section "Read Device Identification Operation" with Table 4–22 and Figure 4–13.</li> <li>Updated Table 4–23 to include EPCS128 device information.</li> <li>Updated Table 4–26.</li> <li>Updated Note (1) to Table 4–25.</li> <li>Updated V<sub>CC</sub> and V<sub>1</sub> information to include EPCS128 device in Table 4–26.</li> <li>Updated I<sub>CC0</sub> and I<sub>CC1</sub> information to include EPCS128 device in Table 4–29.</li> <li>Updated Figure 4–21 and Table 4–32 with EPCS128 device in Table 4–29.</li> </ul>	Updated document to include EPCS128 device. Updated document to include Arria GX.
April 2007 v2.0	<ul> <li>Updated "Introduction" section.</li> <li>Updated "Functional Description" section and added handpara note.</li> <li>Added Table 4–3, Table 4–5, and Table 4–6.</li> <li>Updated "Active Serial FPGA Configuration" section and its handpara note.</li> <li>Added Note (4) to Figure 4–2.</li> <li>Updated Table 4–25 and added Note (1).</li> <li>Updated Figure 4–20.</li> <li>Updated Table 4–32.</li> </ul>	Updated chapter to include Stratix II GX, Stratix III, and Cyclone III support for EPCS devices. Added information abou EPCS16SI8N device.
January 2007 v1.7	<ul> <li>Removed reference to PLMSEPC-16 in "Programming and Configuration File Support".</li> <li>Updated DCLK pin information in Table 4–31.</li> </ul>	_
October 2006 v1.6	<ul> <li>Updated Figure 4–19.</li> <li>Updated Table 4–29 and Table 4–31.</li> </ul>	—

Table 4–33. Document Revision History (Part 2 of 2)					
Date & Document Version	Changes Made	Summary of Changes			
August 2005 v1.5	Updated table 4-4 to include EPCS64 support for Cyclone devices.	_			
August 2005 v1.4	<ul><li>Updated tables.</li><li>Minor text updates.</li></ul>	_			
February 2005 v1.3	Updated hot socketing AC specifications.	_			
October 2003 v1.2	<ul> <li>Added Serial Configuration Device Memory Access section.</li> <li>Updated timing information in Tables 4–10 and 4–11.section.</li> <li>Updated timing information in Tables 4-16 and 4-17.</li> </ul>	_			
July 2003 v1.1	Minor updates.	_			
May 2003 v1.0	Added document to the Cyclone Device Handbook.	_			