## 655 MHz Low Jitter Clock Generator

## Data Sheet

## FEATURES

Excellent intrinsic jitter performance
200 MHz phase frequency detector inputs
655 MHz programmable input dividers for the phase
frequency detector $(\div M, \div N)\{M, N=1$ to 16$\}$ (bypassable)
Programmable RF divider ( $\div R$ ) $\{R=1,2,4,8\}$ (bypassable)
8 programmable phase/frequency profiles
400 MSPS internal DDS clock speed
48-bit frequency tuning word resolution
14-bit programmable phase offset
1.8 V supply for device operation
3.3 V supply for I/O, CML driver, and charge pump output

Software controlled power-down
48-lead LFCSP package
Programmable charge pump current (up to 4 mA )
Dual-mode PLL lock detect
655 MHz CML-mode PECL-compliant output driver

## APPLICATIONS

Clocking high performance data converters
Base station clocking applications
Network (SONET/SDH) clocking
Gigabit Ethernet (GbE) clocking
Instrumentation clocking circuits
Agile LO frequency synthesis
Automotive radar
FM chirp source for radar and scanning systems
Test and measurement equipment
Acousto-optic device drivers


Figure 1.

## TABLE OF CONTENTS

$\qquad$
Applications .....  1
Functional Block Diagram ..... 1
Revision History ..... 2
Product Overview .....  3
Specifications ..... 4
Loop Measurement Conditions ..... 8
Absolute Maximum Ratings .....  9
ESD Caution ..... 9
Pin Configuration and Function Descriptions ..... 10
Typical Performance Characteristics ..... 12
Typical Application Circuits. ..... 17
Application Circuit Descriptions ..... 18
Theory of Operation ..... 19
REVISION HISTORY
4/2018-Rev. B to Rev. C
Changes to Figure 3 ..... 10
Updated Outline Dimensions ..... 32
Changes to Ordering Guide ..... 32
9/2016-Rev. A to Rev. B
Change to Features .....  1
Updated Outline Dimensions ..... 32
Changes to Ordering Guide ..... 32
PLL Circuitry ..... 19
CML Driver ..... 19
DDS and DAC ..... 20
Modes of Operation ..... 21
Selectable Clock Frequencies and Selectable Edge Delay ..... 21
Synchronization Modes for Multiple Devices ..... 21
Serial Port Operation. ..... 22
Instruction Byte ..... 23
Serial Interface Port Pin Description ..... 23
MSB/LSB Transfers ..... 23
Register Map and Description ..... 24
Control Register Bit Descriptions ..... 27
Outline Dimensions ..... 32
Ordering Guide ..... 32
2/2006-Rev. 0 to Rev. A
Changes to Features Section .....  1
Changes to Applications Section .....  1
Changes to Functional Block Diagram. .....  1
Changes to Table 1 .....  .4
Changes to Typical Application Circuits Section. ..... 17
Updates to Ordering Guide ..... 32
7/2004—Revision 0: Initial Version

7/2004—Revision 0: Initial Version

## PRODUCT OVERVIEW

The AD9540 is Analog Devices' first dedicated clocking product specifically designed to support the extremely stringent clocking requirements of the highest performance data converters. The device features high performance PLL (phaselocked loop) circuitry, including a flexible 200 MHz phase frequency detector and a digitally controlled charge pump current. The device also provides a low jitter, 655 MHz CMLmode, PECL-compliant output driver with programmable slew rates. External VCO rates up to 2.7 GHz are supported.

Extremely fine tuning resolution (steps less than $2.33 \mu \mathrm{~Hz}$ ) is another feature supported by this device. Information is loaded into the AD9540 via a serial I/O port that has a device write speed of 25 Mbps . The AD9540 frequency divider block can also be programmed to support a spread spectrum mode of operation.

The AD9540 is specified to operate over the extended automotive range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## SPECIFICATIONS

AVDD $=$ DVDD $=1.8 \mathrm{~V} \pm 5 \% ; \mathrm{DVDD}_{2} \mathrm{I} / \mathrm{O}=\mathrm{CP} \_V D D=3.3 \mathrm{~V} \pm 5 \%\left(@ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ ), DAC_Rset $=3.92 \mathrm{k} \Omega, \mathrm{CP} \_\mathrm{R}_{\mathrm{sEt}}=3.09 \mathrm{k} \Omega$, DRV_Rset $=4.02 \mathrm{k} \Omega$, unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TOTAL SYSTEM JITTER AND PHASE NOISE FOR 105 MHz ADC CLOCK GENERATION CIRCUIT <br> Converter Limiting Jitter ${ }^{1}$ <br> Resultant Signal-to-Noise Ratio (SNR) <br> Phase Noise of Fundamental <br> @ 10 Hz Offset <br> @ 100 Hz Offset <br> @ 1 kHz Offset <br> @ 10 kHz Offset <br> @ 100 kHz Offset <br> $\geq 1 \mathrm{MHz}$ Offset |  | $\begin{aligned} & 720 \\ & 59.07 \\ & 80 \\ & 92 \\ & 101 \\ & 110 \\ & 147 \\ & 153 \end{aligned}$ |  | $\mathrm{f}_{\mathrm{s}} \mathrm{rms}$ dB <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ |  |
| TOTAL SYSTEM PHASE NOISE FOR 210 MHz ADC CLOCK GENERATION CIRCUIT <br> Phase Noise of Fundamental <br> @ 10 Hz Offset <br> @ 100 Hz Offset <br> @ 1 kHz Offset <br> @ 10 kHz Offset <br> @ 100 kHz Offset <br> @ 1 MHz Offset |  | $\begin{aligned} & 79.2 \\ & 86 \\ & 95 \\ & 105 \\ & 144 \\ & 151 \\ & \hline \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ |  |
| TOTAL SYSTEM TIME JITTER FOR CLOCKS <br> 155.52 MHz Clock <br> 622.08 MHz Clock |  | $\begin{aligned} & 581 \\ & 188 \end{aligned}$ |  | $\mathrm{f}_{\mathrm{s}} \mathrm{rms}$ <br> $\mathrm{f}_{\mathrm{s}} \mathrm{rms}$ | 12 kHz to 1.3 MHz bandwidth 12 kHz to 5 MHz bandwidth |
| RF DIVIDER/CML DRIVER EQUIVALENT INTRINSIC TIME JITTER |  | $\begin{aligned} & 136 \\ & 101 \\ & 108 \end{aligned}$ |  | $\mathrm{f}_{\mathrm{s}} \mathrm{rms}$ <br> $\mathrm{f}_{\mathrm{s}} \mathrm{rms}$ <br> $\mathrm{fs}_{\mathrm{s}} \mathrm{rms}$ | $\begin{aligned} & \mathrm{R}=8, \mathrm{BW}=12 \mathrm{kHz} \text { to } 400 \mathrm{kHz} \\ & \mathrm{R}=8, \mathrm{BW}=12 \mathrm{kHz} \text { to } 1.3 \mathrm{MHz} \\ & \mathrm{R}=4, \mathrm{BW}=12 \mathrm{kHz} \text { to } 5 \mathrm{MHz} \end{aligned}$ |
| RF DIVIDER/CML DRIVER RESIDUAL PHASE NOISE $\mathrm{F}_{\mathrm{IN}}=81.92 \mathrm{MHz} \text {, Fout }=10.24 \mathrm{MHz}$ <br> @ 10 Hz <br> @ 100 Hz <br> @ 1 kHz <br> @ 10 kHz <br> @ 100 kHz <br> $\geq 1 \mathrm{MHz}$ $\mathrm{F}_{\text {IN }}=983.04 \mathrm{MHz}, \mathrm{Fout}=122.88 \mathrm{MHz}$ <br> @ 10 Hz <br> @ 100 Hz <br> @ 1 KHz <br> @ 10 kHz <br> @ 100 kHz <br> @ 1 MHz $>3 \mathrm{MHz}$ |  | $\begin{aligned} & 120 \\ & 128 \\ & 137 \\ & 145 \\ & 150 \\ & 153 \\ & 115 \\ & 125 \\ & 132 \\ & 132 \\ & 142 \\ & 146 \\ & 151 \\ & 153 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | RF Divider R = 8 <br> RF Divider $\mathrm{R}=8$ |

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& Max \& Unit \& Test Conditions/Comments \\
\hline \[
\begin{aligned}
\& \text { Fin }=1966.08 \mathrm{MHz} \text {, Fout }=491.52 \mathrm{MHz} \\
\& \text { @ } 10 \mathrm{~Hz} \\
\& \text { @ } 100 \mathrm{~Hz} \\
\& \text { @ } 1 \mathrm{kHz} \\
\& \text { @ } 10 \mathrm{kHz} \\
\& \text { @ } 100 \mathrm{kHz} \\
\& \text { @ } 1 \mathrm{MHz} \\
\& >3 \mathrm{MHz} \\
\& \text { Fin }=2488 \mathrm{MHz} \text {, Fout }=622 \mathrm{MHz} \\
\& \text { @ } 10 \mathrm{~Hz} \\
\& \text { @ } 100 \mathrm{~Hz} \\
\& \text { @ } 1 \mathrm{kHz} \\
\& \text { @ } 10 \mathrm{kHz} \\
\& \text { @ } 100 \mathrm{kHz} \\
\& \text { @ } 1 \mathrm{MHz} \\
\& \geq 3 \mathrm{MHz}
\end{aligned}
\] \& \& 105
112
122
130
141
144
146
100
108
115
125
135
140
142 \& \& \begin{tabular}{l}
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\)
\end{tabular} \& \begin{tabular}{l}
RF Divider R = 4 \\
RF Divider R = 4
\end{tabular} \\
\hline \begin{tabular}{l}
PHASE FREQUENCY DETECTOR/CHARGE PUMP \\
REFIN Input \\
Input Frequency \({ }^{2}\) \\
\(\div\) M Set to Divide by at Least 4 \\
\(\div\) M Bypassed \\
Input Voltage Levels \\
Input Capacitance \\
Input Resistance \\
CLK2 Input \\
Input Frequency \\
\(\div \mathrm{N}\) Set to Divide by at Least 4 \\
\(\div\) N Bypassed \\
Input Voltage Levels \\
Input Capacitance \\
Input Resistance \\
Charge Pump Source/Sink Maximum Current \\
Charge Pump Source/Sink Accuracy \\
Charge Pump Source/Sink Matching \\
Charge Pump Output Compliance Range \({ }^{3}\) STATUS Drive Strength
\end{tabular} \& 200 \& \begin{tabular}{l}
450 \\
1500 \\
450 \\
1500
\end{tabular} \& 655
200
600
10

655
200
600
10
4
4
5
2

CP_VDD -0.5 \& | MHz |
| :--- |
| MHz |
| mV p-p pF |
| $\Omega$ |
| MHz |
| MHz |
| mV p-p |
| pF |
| $\Omega$ |
| mA |
| \% |
| \% |
| V |
| mA | \& <br>

\hline | PHASE FREQUENCY DETECTOR NOISE FLOOR |
| :--- |
| @ 50 kHz PFD Frequency |
| @ 2 MHz PFD Frequency |
| @ 100 MHz PFD Frequency |
| @ 200 MHz PFD Frequency | \& \& \[

$$
\begin{aligned}
& 148 \\
& 133 \\
& 116 \\
& 113
\end{aligned}
$$

\] \& \& | $\mathrm{dBc} / \mathrm{Hz}$ |
| :--- |
| $\mathrm{dBc} / \mathrm{Hz}$ |
| $\mathrm{dBc} / \mathrm{Hz}$ |
| $\mathrm{dBc} / \mathrm{Hz}$ | \& <br>


\hline | RF DIVIDER (CLK1 ) INPUT SECTION ( $\div$ R) |
| :--- |
| RF Divider Input Range |
| Input Capacitance (DC) |
| Input Impedance (DC) |
| Input Duty Cycle |
| Input Power/Sensitivity |
| Input Voltage Level | \& \[

$$
\begin{aligned}
& 42 \\
& -10 \\
& 200 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 1500 \\
& 50
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2700 \\
& \\
& 58 \\
& +4 \\
& 1000
\end{aligned}
$$

\] \& | MHz |
| :--- |
| pF |
| $\Omega$ |
| \% |
| dBm |
| mV p-p | \& | DDS SYSCLK not to exceed 400 MSPS |
| :--- |
| Single-ended, into a $50 \Omega$ load $^{4}$ | <br>

\hline
\end{tabular}

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CML OUTPUT DRIVER (OUTO) <br> Differential Output Voltage Swing ${ }^{5}$ <br> Maximum Toggle Rate <br> Common-Mode Output Voltage <br> Output Duty Cycle <br> Output Current <br> Continuous ${ }^{6}$ <br> Rising Edge Surge <br> Falling Edge Surge <br> Output Rise Time <br> Output Fall Time | 655 42 | $\begin{aligned} & 720 \\ & \\ & 1.75 \\ & \\ & 7.2 \\ & 20.9 \\ & 13.5 \\ & 250 \\ & 250 \\ & \hline \end{aligned}$ | 58 | mV <br> V <br> \% <br> mA <br> mA <br> mA <br> ps <br> ps | $50 \Omega$ load to supply, both lines <br> $100 \Omega$ terminated, 5 pF load <br> $100 \Omega$ terminated, 5 pF load |
| LOGIC INPUTS (SDI/O, I/O_RESET, RESET, I/O_UPDATE, S0, S1, S2, SYNC_IN) <br> $\mathrm{V}_{\mathrm{IH}}$, Input High Voltage <br> $\mathrm{V}_{\mathrm{I}}$, Input Low Voltage <br> IINH, INL, Input Current <br> $\mathrm{C}_{\mathrm{IN}}$, Maximum Input Capacitance | 2.0 | $\begin{aligned} & \pm 1 \\ & 3 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & \pm 5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |  |
| LOGIC OUTPUTS (SDO, SYNC_OUT, STATUS) ${ }^{7}$ <br> Vон, Output High Voltage <br> Vон, Output Low Voltage <br> Іон <br> lot | $\begin{aligned} & 2.7 \\ & 100 \\ & 100 \end{aligned}$ |  | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |  |
| POWER CONSUMPTION <br> Total Power Consumed, All Functions On <br> I(AVDD) <br> I(DVDD) <br> I(DVDD_I/O) <br> I(CP_VDD) <br> Power-Down Mode |  | 80 | $\begin{aligned} & 400 \\ & 85 \\ & 45 \\ & 20 \\ & 15 \end{aligned}$ | mW <br> mA <br> mA <br> mA <br> mA <br> mW |  |
| WAKE-UP TIME (FROM POWER-DOWN MODE) <br> Digital Power-Down <br> DAC Power-Down <br> RF Divider Power-Down <br> Clock Driver Power-Down <br> Charge Pump Full Power-Down <br> Charge Pump Quick Power-Down |  | $\begin{aligned} & 12 \\ & 7 \\ & 400 \\ & 6 \\ & 10 \\ & 150 \end{aligned}$ |  |  | Control Function Register 1[7] <br> Control Function Register 3[39] <br> Control Function Register 2[23] <br> Control Function Register 2[20] <br> Control Function Register 2[4] <br> Control Function Register 2[3] |
| CRYSTAL OSCILLATOR (ON REFIN INPUT) <br> Operating Range <br> Residual Phase Noise (@ 25 MHz ) <br> @ 10 Hz Offset <br> @ 100 Hz Offset <br> @ 1 kHz Offset <br> @ 10 kHz Offset <br> @ 100 kHz Offset <br> $>1 \mathrm{MHz}$ Offset | 20 | $\begin{aligned} & 25 \\ & \\ & 95 \\ & 120 \\ & 140 \\ & 157 \\ & 164 \\ & 168 \end{aligned}$ | 30 | MHz <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ |  |
| DIGITAL TIMING SPECIFICATIONS $\overline{\mathrm{CS}}$ to SCLK Setup Time, $\mathrm{T}_{\text {PRE }}$ Period of SCLK (Write), Tsclkw Period of SCLK (Read), Tsclkr Serial Data Setup Time, TDsu Serial Data Hold Time, Th Data Valid Time, Tov | $\begin{aligned} & 6 \\ & 40 \\ & 400 \\ & 6.5 \\ & 0 \\ & 40 \\ & \hline \end{aligned}$ |  |  | ns <br> ns <br> ns <br> ns <br> ns <br> ns |  |


| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/O_Update to SYNC_OUT Setup Time | 7 |  |  | ns |  |
| PS[2:0> to SYNC_OUT Setup Time | 7 |  |  | ns |  |
| Latencies/Pipeline Delays |  |  |  |  |  |
| I/O_Update to DAC Frequency Change | 33 |  |  | SYSCLK cycles |  |
| I/O_Update to DAC Phase Change | 33 |  |  | SYSCLK cycles |  |
| PS[2:0] to DAC Frequency Change | 29 |  |  | SYSCLK cycles |  |
| PS[2:0] to DAC Phase Change | 29 |  |  | SYSCLK cycles |  |
| I/O_Update to CP_OUT Scaler Change | 4 |  |  | SYSCLK cycles |  |
| I/O_Update to Frequency Accumulator Step Size Change | 4 |  |  | SYSCLK cycles |  |
| DAC OUTPUT CHARACTERISTICS |  |  |  |  |  |
| Resolution |  | 10 |  | Bits |  |
| Full-Scale Output Current |  | 10 | 15 | mA |  |
| Gain Error | -10 |  | +10 | \% fs |  |
| Output Offset |  |  | 0.6 | $\mu \mathrm{A}$ |  |
| Output Capacitance |  | 5 |  | pF |  |
| Voltage Compliance Range | AVDD - 0.50 |  | AVDD +0.50 |  |  |
| Wideband SFDR (DC to Nyquist) |  |  |  |  |  |
| 10 MHz Analog Out |  | 65 |  | dBC |  |
| 40 MHz Analog Out |  | 62 |  | dBC |  |
| 80 MHz Analog Out |  | 57 |  | dBc |  |
| 120 MHz Analog Out |  | 56 |  | dBC |  |
| 160 MHz Analog Out |  | 54 |  | dBc |  |
| Narrow-Band SFDR |  |  |  |  |  |
| 10 MHz Analog Out ( $\pm 1 \mathrm{MHz}$ ) |  | 83 |  | dBc |  |
| 10 MHz Analog Out ( $\pm 250 \mathrm{kHz}$ ) |  | 85 |  | dBC |  |
| 10 MHz Analog Out ( $\pm 50 \mathrm{kHz}$ ) |  | 86 |  | dBc |  |
| 40 MHz Analog Out ( $\pm 1 \mathrm{MHz}$ ) |  | 82 |  | dBc |  |
| 40 MHz Analog Out ( $\pm 250 \mathrm{kHz}$ ) |  | 84 |  | dBC |  |
| 40 MHz Analog Out ( $\pm 50 \mathrm{kHz}$ ) |  | 87 |  | dBC |  |
| 80 MHz Analog Out ( $\pm 1 \mathrm{MHz}$ ) |  | 80 |  | dBC |  |
| 80 MHz Analog Out ( $\pm 250 \mathrm{kHz}$ ) |  | 82 |  | dBC |  |
| 80 MHz Analog Out ( $\pm 50 \mathrm{kHz}$ ) |  | 86 |  | dBC |  |
| 120 MHz Analog Out ( $\pm 1 \mathrm{MHz}$ ) |  | 80 |  | dBc |  |
| 120 MHz Analog Out ( $\pm 250 \mathrm{kHz}$ ) |  | 82 |  | dBc |  |
| 120 MHz Analog Out ( $\pm 50 \mathrm{kHz}$ ) |  | 84 |  | dBC |  |
| 160 MHz Analog Out ( $\pm 1 \mathrm{MHz}$ ) |  | 80 |  | dBC |  |
| 160 MHz Analog Out ( $\pm 250 \mathrm{kHz}$ ) |  | 82 |  | dBC |  |
| 160 MHz Analog Out ( $\pm 50 \mathrm{kHz}$ ) |  | 84 |  | dBC |  |
| DAC RESIDUAL PHASE NOISE |  |  |  |  |  |
| 19.7 MHz Fout |  |  |  |  |  |
| @ 10 Hz Offset |  | 122 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 Hz Offset |  | 134 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 1 kHz Offset |  | 143 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 10 kHz Offset |  | 150 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 kHz Offset |  | 158 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| $>1 \mathrm{MHz}$ Offset |  | 160 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |


| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 51.84 MHz Fout |  |  |  |  |  |
| @ 10 Hz Offset |  | 110 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 Hz Offset |  | 121 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 1 kHz Offset |  | 135 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 10 kHz Offset |  | 142 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 kHz Offset |  | 148 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| > 1 MHz Offset |  | 153 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| 105 MHz Analog Out |  |  |  |  |  |
| @ 10 Hz Offset |  | 105 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 Hz Offset |  | 115 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 1 kHz Offset |  | 126 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 10 kHz Offset |  | 132 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 kHz Offset |  | 140 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| $>1 \mathrm{MHz}$ Offset |  | 145 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| 155.52 MHz Analog Out |  |  |  |  |  |
| @ 10 Hz Offset |  | 100 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 Hz Offset |  | 112 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 1 kHz Offset |  | 123 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 10 kHz Offset |  | 131 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| @ 100 kHz Offset |  | 138 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| $>1 \mathrm{MHz}$ Offset |  | 144 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |

${ }^{1}$ The SNR of a 14-bit ADC was measured with an ENCODE rate of 105 MSPS and an AIN of 170 MHz . The resultant SNR was known to be limited by the jitter of the clock, not by the noise on the AIN signal. From this SNR value, the jitter affecting the measurement can be back calculated.
${ }^{2}$ Driving the REFIN input buffer. The crystal oscillator section of this input stage performs up to only 30 MHz .
${ }^{3}$ The charge pump output compliance range is functionally 0.2 V to ( $C P \_V D D-0.2 \mathrm{~V}$ ). The value listed here is the compliance range for $5 \%$ matching.
${ }^{4}$ The input impedance of the CLK1 input is $1500 \Omega$. However, to provide matching on the clock line, an external $50 \Omega$ load is used.
${ }^{5}$ Measured as peak-to-peak between DAC outputs.
${ }^{6}$ For a $4.02 \mathrm{k} \Omega$ resistor from DRV_RSET to GND.
${ }^{7}$ Assumes a 1 mA load.

## LOOP MEASUREMENT CONDITIONS

## 622 MHz OC-12 Clock

VCO = Sirenza 190-640T
Reference $=$ Wenzel 500-10116 (30.3 MHz)
Loop Filter $=10 \mathrm{kHz}$ BW, $60^{\circ}$ Phase Margin
$\mathrm{C} 1=170 \mathrm{nF}, \mathrm{R} 1=14.4 \Omega, \mathrm{C} 2=5.11 \mu \mathrm{~F}, \mathrm{R} 2=89.3 \Omega$,
C3 Omitted
CP_OUT $=4 \mathrm{~mA}($ Scaler $=\times 8)$
$\div \mathrm{R}=2, \div \mathrm{M}=1, \div \mathrm{N}=1$

## 105 MHz Converter Clock

VCO = Sirenza 190-845T
Reference $=$ Wenzel 500-10116 (30.3 MHz)
Loop Filter $=10 \mathrm{kHz} \mathrm{BW}, 45^{\circ}$ Phase Margin
$\mathrm{C} 1=117 \mathrm{nF}, \mathrm{R} 1=28 \Omega, \mathrm{C} 2=1.6 \mu \mathrm{~F}, \mathrm{R} 2=57.1 \Omega, \mathrm{C} 3=53.4 \mathrm{nF}$
CP_OUT $=4 \mathrm{~mA}($ Scaler $=\times 8)$
$\div \mathrm{R}=8, \div \mathrm{M}=1, \div \mathrm{N}=1$


Figure 2. Generic Loop Filter

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Analog Supply Voltage (AVDD) | 2 V |
| Digital Supply Voltage (DVDD) | 2 V |
| Digital I/O Supply Voltage | 3.6 V |
| $\quad$ (DVDD_I/O) |  |
| Charge Pump Supply Voltage | 3.6 V |
| (CP_VDD) |  |
| Maximum Digital Input Voltage | -0.5 V to DVDD_I/O +0.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature | $300^{\circ} \mathrm{C}$ |
| $\quad$ (Soldering 10 sec) |  |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ | $26^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




ONAS
ana SYNC_IN/

NOTES

1. THE EXPOSED PADDLE ON THIS PACKAGE IS AN ELECTRICAL CONNECTION AS WELL AS A THERMAL ENHANCEMENT. IN ORDER FOR THE DEVICE TO FUNCTION PROPERLY, THE PADDLE MUST BE ATTACHED TO ANALOG GROUND.

> Figure 3. 48-Lead LFCSP Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,3,8,26,30, \\ & 34,37,43, \end{aligned}$ | AGND | Analog Ground. |
| $\begin{aligned} & 2,4,7,27,38, \\ & 44,48 \end{aligned}$ | AVDD | Analog Core Supply (1.8V). |
| 5 | IOUT | DAC Analog Output. |
| 6 | $\overline{\text { IOUT }}$ | DAC Analog Complementary Output. |
| 9 | I/O_RESET | Resets the serial port when synchronization is lost in communications but does not reset the device itself (active high). When not being used, this pin should be forced low, because it floats to the threshold value. |
| 10 | RESET | Master Reset. Clears all accumulators and returns all registers to their default values (active high). |
| 11,25 | DVDD | Digital Core Supply (1.8V). |
| 12, 24 | DGND | Digital Ground. |
| 13 | SDO | Serial Data Output. Used only when the device is programmed for 3-wire serial data mode. |
| 14 | SDI/O | Serial Data Input/Output. When the part is programmed for 3-wire serial data mode, this is input only; in 2-wire mode, it serves as both the input and output. |
| 15 | SCLK | Serial Data Clock. Provides the clock signal for the serial data port. |
| 16 | $\overline{C S}$ | Active Low Signal That Enables Shared Serial Buses. When brought high, the serial port ignores the serial data clocks. |
| 17 | DVDD_I/O | Digital Interface Supply (3.3 V). |
| 18 | SYNC_OUT | Synchronization Clock Output. |
| 19 | SYNC_IN/STATUS | Bidirectional Dual Function Pin. Depending on device programming, this pin is either the direct digital synthesizer's (DDS) synchronization input (allows alignment of multiple subclocks), or the PLL lock detect output signal. |
| 20 | I/O_UPDATE | This input pin, when set high, transfers the data from the I/O buffers to the internal registers on the rising edge of the internal SYNC_CLK, which can be observed on SYNC_OUT. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| $21,22,23$ | S0, S1, S2 | Clock Frequency and Delay Select Pins. These pins specify one of eight clock frequency/delay <br> profiles. |
| 28 | CLK1 | RF Divider and Internal Clock Complementary Input. |
| 29 | CLK1 | RF Divider and Internal Clock Input. |
| 31,35 | CP_VDD | Charge Pump and CML Driver Supply Pin. 3.3 V analog (clean) supply. |
| 32 | OUT0 | CML Driver Complementary Output. |
| 33 | OUT0 | CML Driver Output. |
| 36 | CP_OUT | Charge Pump Output. |
| 39 | $\underline{\text { REFIN }}$ | Phase Frequency Detector Reference Input. |
| 40 | CLK2 | Phase Frequency Detector Reference Complementary Input. |
| 41 | CLK2 | Phase Frequency Detector Oscillator (Feedback) Complementary Input. |
| 42 | CP_RSET | Phase Frequency Detector Oscillator (Feedback) Input. |
| 45 | ChV_RSET | CMarge Pump Current Set. Program charge pump current with a resistor to AGND. |
| 46 | DAC_RSET | DAC Output Current Set. Program DAC output current with a resistor to AGND. |
| 47 | Exposed Paddle | The exposed paddle on this package is an electrical connection as well as a thermal enhancement. |
| Paddle | In order for the device to function properly, the paddle must be attached to analog ground. |  |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. DAC Performance: 400 MSPS Clock, 10 MHz Fout, 50 kHz Span


Figure 5. DAC Performance: 400 MSPS Clock, 10 MHz Fout, 1 MHz Span


Figure 6. DAC Performance: 400 MSPS Clock, 10 MHz Fout, 200 MHz Span


Figure 7. DAC Performance: 400 MSPS Clock, 40 MHz Fout, 50 kHz Span


Figure 8. DAC Performance: 400 MSPS Clock, 40 MHz Fout, 1 MHz Span


Figure 9. DAC Performance: 400 MSPS Clock, 40 MHz Fout, 200 MHz Span (Nyquist)


Figure 10. DAC Performance: 400 MSPS Clock, 100 MHz Fout, 50 kHz Span


Figure 11. DAC Performance: 400 MSPS Clock, 100 MHz Fout, 1 MHz Span


Figure 12. DAC Performance: 400 MSPS Clock, 100 MHz Fout, 200 MHz Span


Figure 13. DAC Performance: 400 MSPS Clock, 160 MHz Fout, 50 kHz Span


Figure 14. DAC Performance: 400 MSPS Clock, 160 MHz Fout, 1 MHz Span


Figure 15. DAC Performance: 400 MSPS Clock, 160 MHz Fout, 200 MHz Span


Figure 16. DDS/DAC Residual Phase Noise 400 MHz Clock, 19.7 MHz Output


Figure 17. DDS/DAC Residual Phase Noise 400 MHz Clock, 51.84 MHz Output


Figure 18. DDS/DAC Residual Phase Noise
400 MHz Clock, 105.3 MHz Output


Figure 19. DDS/DAC Residual Phase Noise 400 MHz Clock, 155.52 MHz Output


Figure 20. RF Divider and CML Driver Residual Phase Noise (81.92 MHz In, 10.24 MHz Out)


Figure 21. RF Divider and CML Driver Residual Phase Noise (157.6 MHz In, 19.7 MHz Out)


Figure 22. RF Divider and CML Driver Residual Phase Noise (410.4 MHz In, 51.3 MHz Out)


Figure 23. RF Divider and CML Driver Residual Phase Noise (842.4 MHz In, 105.3 MHz Out)


Figure 24. RF Divider and CML Driver Residual Phase Noise (983.04 MHz In, 122.88 MHz Out)


Figure 25. RF Divider and CML Driver Residual Phase Noise ( 1240 MHz In, 155 MHz Out)


Figure 26. RF Divider and CML Driver Residual Phase Noise ( 1680 MHz In, 210 MHz Out)


Figure 27. RF Divider and CML Driver Residual Phase Noise (1966.08 MHz In, 491.52 MHz Out)


Figure 28. RF Divider and CML Driver Residual Phase Noise ( 2488 MHz In, 622 MHz Out)


Figure 29. Total System Phase Noise for 105 MHz Converter Clock


Figure 30. Total System Phase Noise for 210 MHz Converter Clock


Figure 31. Total System Phase Noise for 622 MHz OC-12 Clock

## TYPICAL APPLICATION CIRCUITS



Figure 32. Dual Clock Configuration


Figure 33. Optical Networking Clock


Figure 34. Fractional-Divider Loop


Figure 35. Direct Upconversion of DDS Output Spectrum


Figure 36. ISM Band Modulator (LO \& Baseband Generation)

## APPLICATION CIRCUIT DESCRIPTIONS

## Dual Clock Configuration

In this loop, $\mathrm{M}=1, \mathrm{~N}=16$, and $\mathrm{R}=4$. The DDS (direct digital synthesizer) tuning word is also equal to $1 / 4$, so that the frequency of CLOCK1' equals the frequency of CLOCK 1. Phase adjustments in the DDS provide 14-bit programmable rising edge delay capability of CLOCK1' with respect to CLOCK1 (see Figure 32).

## Optical Networking Clock

This is the AD9540 configured as an optical networking clock. The loop can be used to generate a 622 MHz clock for OC12. The DDS can be programmed to output 8 kHz to serve as a base reference for other circuits in the subsystem (see Figure 33).

Fractional-Divider Loop This loop offers the precise frequency division (48-bit) of the DDS in the feedback path as well as the frequency sweeping capability of the DDS. Programming the DDS to sweep from 24 MHz to 25 MHz sweeps the output of the VCO from 2.7 GHz to 2.6 GHz . The reference in this case is a simple crystal (see Figure 34).

## Direct Upconversion

The AD9540 is configured to use the DDS as a precision reference to the PLL. Since the VCO is $<655 \mathrm{MHz}$, it can be fed straight into the phase frequency detector feedback.

## LO and Baseband Modulation Generation

Using the AD9540 PLL section to generate LO and the DDS portion to generate a modulated baseband, this circuit uses an external mixer to perform some simple modulation at RF ISM band frequencies (see Figure 36).

## THEORY OF OPERATION

## PLL CIRCUITRY

The AD9540 includes an RF divider (divide-by-R), a 48-bit DDS core, a 14-bit programmable delay adjustment, a 10-bit DAC (digital-to-analog converter), a phase frequency detector, and a programmable output current charge pump. Incorporating these blocks together, users can generate many useful circuits for clock synthesis. A few simple examples are shown in the Typical Performance Characteristics section.

The RF divider accepts differential or single-ended signals up to 2.7 GHz on the CLK1 input pin. The RF divider also supplies the SYSCLK input to the DDS. Because the DDS operates only up to 400 MSPS, device function requires that for any CLK1 signal $>400 \mathrm{MHz}$, the RF divider must be engaged. The RF divider can be programmed to take values of $1,2,4$, or 8 . The ratio for the divider is programmed in the control register. The output of the divider can be routed to the input of the on-chip CML driver. For lower frequency input signals, it is possible to use the divider to divide the input signal to the CML driver and to use the undivided input of the divider as the SYSCLK input to the DDS, or vice versa. In all cases, the SYSCLK to the DDS should not exceed 400 MSPS.

The on-chip phase frequency detector has two differential inputs, REFIN (the reference input) and CLK2 (the feedback or oscillator input). These differential inputs can be driven by single-ended signals. When doing so, tie the unused input through a 100 pF capacitor to the analog supply (AVDD). The maximum speed of the phase frequency detector inputs is 200 MHz . Each of the inputs has a buffer and a divider $(\div \mathrm{M}$ on REFIN and $\div \mathrm{N}$ on CLK2) that operates up to 655 MHz . If the signal exceeds 200 MHz , the divider must be used. The dividers are programmed through the control registers and take any integer value between 1 and 16 .

The REFIN input also has the option of engaging an in-line oscillator circuit. Engaging this circuit means that the REFIN input can be driven with a crystal in the range of $20 \mathrm{MHz} \leq$ REFIN $\leq 30 \mathrm{MHz}$.

The charge pump outputs a current in response to an error signal generated in the phase frequency detector. The output current is programmed through by placing a resistor ( $\mathrm{CP}_{-} \mathrm{R}_{\mathrm{SET}}$ ) from the CP_RSET pin to ground. The value is dictated by

$$
C P_{-} I O U T=\frac{1.55}{C P_{-} R_{S E T}}
$$

This sets the charge pump reference output current. Also, a programmable scaler multiplies this base value by any integer from 1 to 8, programmable through the CP current scale bits in the Control Function Register 2, CFR2[2:0].

## CML DRIVER

An on-chip current mode logic (CML) driver is also included. This CML driver generates very low jitter clock edges. The outputs of the CML driver are current outputs that drive PECL levels when terminated into a $100 \Omega$ load. The continuous output current of the driver is programmed by attaching a resistor from the DRV_RSET pin to ground (nominally $4.02 \mathrm{k} \Omega$ for a continuous current of 7.2 mA ). An optional on-chip current programming resistor is enabled by setting a bit in the control register. The rising edge and falling edge slew rates are independently programmable to help control overshoot and ringing by the application of surge current during rising edge and falling edge transitions (see Figure 37). There is a default surge current of 7.6 mA on the rising edge and of 4.05 mA on the falling edge. Bits in the control register enable additional rising edge and falling edge surge current, as well as disable the default surge current (see the Control Register Bit Descriptions section for details). The CML driver can be driven by:

- RF divider input (CLK1 directly to the CML driver)
- RF divider output
- CLK2 input


Figure 37. Rising Edge and Falling Edge Surge Current Out of the CML Clock Driver, as Opposed to the Steady State Continuous Current

## DDS AND DAC

The precision frequency division within the device is accomplished using DDS technology. The DDS can control the digital phase relationships by clocking a 48-bit accumulator. The incremental value loaded into the accumulator, known as the frequency tuning word, controls the overflow rate of the accumulator. Similar to a sine wave completing a $2 \pi$ radian revolution, the overflow of the accumulator is cyclical in nature and generates a fundamental frequency according to

$$
f_{o}=\frac{F T W \times\left(f_{s}\right)}{2^{48}} \quad\left\{0 \leq F T \mathrm{~W} \leq 2^{47}\right\}
$$

The instantaneous phase of the sine wave is therefore the output of the phase accumulator block. This signal can be phase-offset by programming an additive digital phase that is added to each phase sample coming out of the accumulator.

These instantaneous phase values are then piped through a phase-to-amplitude conversion (sometimes called an angle-toamplitude conversion or AAC) block. This algorithm follows a $\operatorname{COS}(\mathrm{x})$ relationship, where x is the phase coming out of the phase offset block, normalized to $2 \pi$.

Finally, the amplitude words are piped to a 10 -bit DAC. Because the DAC is a sampled data system, the output is a reconstructed sine wave that needs to be filtered to take high frequency images out of the spectrum. The DAC is a current steering DAC that is AVDD referenced. To get a measurable voltage output, the DAC outputs must be terminated through a load resistor to AVDD, typically $50 \Omega$. At positive full scale, IOUT sinks no current and the voltage drop across the load resistor is 0 . However, the IOUT output sinks the programmed full-scale output current of the DAC, causing the maximum output voltage drop across the load resistor. At negative full-scale, the situation is reversed and IOUT sinks the full-scale current (and generates the maximum drop across the load resistor), while IOUT sinks no current (and generates no voltage drop). At midscale, the outputs sink equal amounts of current, generating equal voltage drops.

## MODES OF OPERATION

## SELECTABLE CLOCK FREQUENCIES AND SELECTABLE EDGE DELAY

Because the precision driver is implemented using a DDS, it is possible to store multiple clock frequency words to enable externally switchable clock frequencies. The phase accumulator runs at a fixed frequency, according to the active profile clock frequency word. Likewise, any delay applied to the rising and falling edges is a static value that comes from the delay shift word of the active profile. The device has eight different phase/frequency profiles, each with its own 48-bit clock frequency word and 14-bit delay shift word. Profiles are selected by applying their digital values on the clock select pins (Pin S0, Pin S1, and Pin S2). It is not possible to use the phase offset of one profile and the frequency tuning word of another.

## SYNCHRONIZATION MODES FOR MULTIPLE DEVICES

In a DDS system, the SYNC_CLK is derived internally from the master system clock, SYSCLK, with a $\div 4$ divider. Because the divider does not power up to a known state, multiple devices in a system might have staggered clock phase relationships, because each device can potentially generate the SYNC_CLK rising edge from any one of four rising edges of SYSCLK. This ambiguity can be resolved by employing digital synchronization logic to control the phase relationships of the derived clocks among different devices in the system. Note that the synchronization functions included on the AD9540 control only the timing relationships among different digital clocks. They do not compensate for the analog timing delay on the system clock due to mismatched phase relationships on the input clock, CLK1 (see Figure 38).


Figure 38. Synchronization Functions: Capabilities and Limitations

## Automatic Synchronization

In automatic synchronization mode, the device is placed in slave mode and automatically aligns the internal SYNC_CLK to a master SYNC_CLK signal, supplied on the SYNC_IN input. When this bit is enabled, the STATUS is not available as an output; however, an out-of-lock condition can be detected by reading Control Function Register 1 and checking the status of the STATUS_Error bit. The automatic synchronization function is enabled by setting the Control Function Register 1, Automatic Synchronization Bit CFR1[3]. To employ this function at higher clock rates (SYNC_CLK > 62.5 MHz, SYSCLK > 250 MHz ), the high speed sync enable bit (CFR1[0]) should be set as well.

## Manual Synchronization, Hardware Controlled

In this mode, the user controls the timing relationship of the SYNC_CLK with respect to SYSCLK. When hardware manual synchronization is enabled, the SYNC_IN/STATUS pin becomes a digital input. For each rising edge detected on the SYNC_IN input, the device advances the SYNC_IN rising edge by one SYSCLK period. When this bit is enabled, the STATUS is not available as an output; however, an out-of-lock condition can be detected by reading Control Function Register 1 and checking the status of the STATUS_Error bit. This synchronization function is enabled by setting the Hardware Manual Synchronization Enable Bit CFR1[1].

## Manual Synchronization, Software Controlled

In this mode, the user controls the timing relationship between SYNC_CLK and SYSCLK through software programming. When the software manual synchronization bit (CFR1[2]) is set high, the SYNC_CLK is advanced by one SYSCLK cycle. Once this operation is complete, the bit is cleared. The user can set this bit repeatedly to advance the SYNC_CLK rising edge multiple times. Because the operation does not use the SYNC_IN/STATUS pin as a SYNC_IN input, the STATUS signal can be monitored on the STATUS pin during this operation.

## SERIAL PORT OPERATION

An AD9540 serial data port communication cycle has two phases. Phase 1 is the instruction cycle, writing an instruction byte to the AD9540, coincident with the first eight SCLK rising edges. The instruction byte provides the AD9540 serial port controller with information regarding the data transfer cycle, which is Phase 2 of the communication cycle. The Phase 1 instruction byte defines the serial address of the register being accessed and whether the upcoming data transfer is read or write.

The first eight SCLK rising edges of each communication cycle are used to write the instruction byte into the AD9540. The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the AD9540 and the system controller.

The number of bytes transferred during Phase 2 of the communication cycle is a function of the register being accessed. For example, when accessing Control Function Register 2, which is four bytes wide, Phase 2 requires that four bytes be transferred. If accessing a frequency tuning word, which is six bytes wide, Phase 2 requires that six bytes be transferred. After transferring all data bytes per the instruction, the communication cycle is completed.

At the completion of any communication cycle, the AD9540 serial port controller expects the next eight rising SCLK edges to be the instruction byte of the next communication cycle. All data input to the AD9540 is registered on the rising edge of SCLK. All data is driven out of the AD9540 on the falling edge of SCLK. Figure 39 through Figure 42 are useful in understanding the general operation of the AD9540 serial port.


Figure 39. Serial Port Write Timing—Clock Stall Low


Figure 40. 3-Wire Serial Port Read Timing-Clock Stall Low


Figure 41. Serial Port Write Timing-Clock Stall High


Figure 42.2-Wire Serial Port Read Timing-Clock Stall High

## INSTRUCTION BYTE

The instruction byte contains the following information.
MSB

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R/Wb | X | X | A4 | A3 | A2 | A1 | A0 |

$\mathrm{R} / \mathrm{Wb}$ - Bit 7 of the instruction byte determines whether a read or write data transfer occurs after the instruction byte write. Logic 1 indicates a read operation. Logic 0 indicates a write operation.

X, X-Bit 6 and Bit 5 of the instruction byte are don't care.
A4, A3, A2, A1, and A0-Bit 4, Bit 3, Bit 2, Bit 1, and Bit 0 of the instruction byte determine which register is accessed during the data transfer portion of the communications cycle.

## SERIAL INTERFACE PORT PIN DESCRIPTION

SCLK—Serial Clock. The serial clock pin is used to synchronize data to and from the AD9540 and to run the internal state machines. The SCLK maximum frequency is 25 MHz .
$\overline{\mathrm{CS}}$-Chip Select Bar. $\overline{\mathrm{CS}}$ is the active low input that allows more than one device on the same serial communications line. The SDO pin and SDI/O pin go to a high impedance state when this input is high. If driven high during any communications cycle, that cycle is suspended until $\overline{\mathrm{CS}}$ is reactivated low. Chip select can be tied low in systems that maintain control of SCLK.

SDI/O—Serial Data Input/Output. Data is always written to the AD9540 on this pin. However, this pin can be used as a bidirectional data line. CFR1[7] controls the configuration of this pin. The default value (0) configures the SDI/O pin as bidirectional.

SDO—Serial Data Output. Data is read from this pin for protocols that use separate lines for transmitting and receiving data. When the AD9540 operates in a single bidirectional I/O mode, this pin does not output data and is set to a high impedance state.

I/O_RESET—A high signal on this pin resets the I/O port state machines without affecting the addressable registers' contents. An active high input on the I/O_RESET pin causes the current communication cycle to abort. After I/O_RESET returns low (0), another communication cycle can begin, starting with the instruction byte write. Note that when not in use, this pin should be forced low, because it floats to the threshold value.

## MSB/LSB TRANSFERS

The AD9540 serial port can support both most significant bit (MSB) first or least significant bit (LSB) first data formats. This functionality is controlled by the LSB first bit in Control Register 1 (CFR1[15]). The default value of this bit is low (MSB first). When CFR1[15] is set high, the AD9540 serial port is in LSB first format. The instruction byte must be written in the format indicated by CFR1[15]. If the AD9540 is in LSB first mode, the instruction byte must be written from LSB to MSB. However, the instruction byte phase of the communication cycle still precedes the data transfer cycle.

For MSB first operation, all data written to (or read from) the AD9540 are in MSB first order. If the LSB mode is active, all data written to (or read from) the AD9540 are in LSB first order.


Figure 43. Timing Diagram for Data Write to AD9540


Figure 44. Timing Diagram for Data Read from AD9540

## REGISTER MAP AND DESCRIPTION

Table 4. Register Map

| Register <br> Name <br> (Serial <br> Address) | Bit Range | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Default Value/ Profile |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Function Register 1 (CFR1) (0x00) | [31:24] | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | STATUS_Error | 0x00 |
|  | [23:16] | Load SRR @ I/O_UPDATE | Auto- <br> Clear <br> Freq. <br> Accum. | Auto- <br> Clear <br> Phase <br> Accum. | Enable Sine Output | Clear Freq. Accum. | Clear Phase Accum. | Open ${ }^{1}$ | Open ${ }^{1}$ | 0x00 |
|  | [15:8] | LSB First | $\begin{aligned} & \hline \text { SDI/O } \\ & \text { Input } \\ & \text { Only } \end{aligned}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | 0x00 |
|  | [7:0] | Digital PowerDown | PFD <br> Input PowerDown | REFIN Cyrstal Enable | SYNC_CLK <br> Out <br> Disable | Auto <br> Sync <br> Multiple <br> AD9540s | Software <br> Manual <br> Sync | Hardware <br> Manual <br> Sync | High Speed Sync Enable | 0x00 |
| Control Function Register 2 (CFR2) (0x01) | [39:32] | DAC PowerDown | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Open ${ }^{1}$ | Internal Band Gap PowerDown | Internal CML Driver DRV_RSET | 0x00 |
|  | [31:24] | Clock Driver Rising Edge [31:29] |  |  | Clock Driver Falling Edge Control [28:26] |  |  | PLL Lock Detect <br> Enable | PLL Lock Detect Mode | 0x00 |
|  | [23:16] | RF Divider PowerDown | RF Divider Ratio[22:21] |  | Clock Driver PowerDown | Clock Dri Select | $\begin{aligned} & \text { r Input } \\ & 9: 18] \end{aligned}$ | Slew Rate Control | RF Div CLK1 Mux Bit | 0x78 |
|  | [15:8] | Divider N Control[15:12] |  |  |  | Divider M Control[11:8] |  |  |  | 0x00 |
|  | [7:0] | Open ${ }^{1}$ | Open ${ }^{1}$ | CP Polarity | CP Full PD | $\begin{aligned} & \text { CP Quick } \\ & \text { PD } \end{aligned}$ |  | CP Current Scale[2:0] |  | 0x07 |
| Rising Delta <br> Frequency <br> Tuning <br> Word <br> (RDFTW) <br> (0x02) | [23:16] | Rising Delta Frequency Tuning Word [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Rising Delta Frequency Tuning Word [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Rising Delta Frequency Tuning Word [7:0] |  |  |  |  |  |  |  | 0x00 |
| Falling <br> Delta <br> Frequency <br> Tuning <br> Word <br> (FDFTW) <br> (0x03) | [23:16] | Falling Delta Frequency Tuning Word [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Falling Delta Frequency Tuning Word [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Falling Delta Frequency Tuning Word [7:0] |  |  |  |  |  |  |  | 0x00 |
| Rising <br> Sweep <br> Ramp Rate <br> (RSRR) <br> (0x04) | [15:8] | Rising Sweep Ramp Rate [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Rising Sweep Ramp Rate [7:0] |  |  |  |  |  |  |  | 0x00 |
| Falling <br> Sweep <br> Ramp Rate <br> (FSRR) <br> (0x05) | [15:8] | Falling Sweep Ramp Rate [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Falling Sweep Ramp Rate [7:0] |  |  |  |  |  |  |  | 0x00 |


| Register Name (Serial Address) | Bit Range | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Default <br> Value/ <br> Profile |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Profile <br> Control <br> Register 0 <br> (PCRO) <br> (0x06) | [63:56] | Open ${ }^{1}$ |  | Phase Offset Word 0 (POW0) [13:8] |  |  |  |  |  | 0x00 |
|  | [55:48] | Phase Offset Word 0 (POW0) [7:0] |  |  |  |  |  |  |  | 0x00 |
|  | [47:40] | Frequency Tuning Word 0 (FTW0) [47:40] |  |  |  |  |  |  |  | 0x00 |
|  | [39:32] | Frequency Tuning Word 0 (FTW0) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 0 (FTW0) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 0 (FTW0) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word. 0 (FTW0) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 0 (FTW0) [7:0] |  |  |  |  |  |  |  | 0x00 |
| Profile Control Register 1 (PCR1) (0x07) | [63:56] | Open ${ }^{1}$ |  | Phase Offset Word 1 (POW1) [13:8] |  |  |  |  |  | 0x00 |
|  | [55:48] | Phase Offset Word 1 (POW1) [7:0] |  |  |  |  |  |  |  | 0x00 |
|  | [47:40] | Frequency Tuning Word 1 (FTW1) [47:40] |  |  |  |  |  |  |  | $0 \times 00$ |
|  | [39:32] | Frequency Tuning Word 1 (FTW1) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 1 (FTW1) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 1 (FTW1) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word 1 (FTW1) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 1 (FTW1) [7:0] |  |  |  |  |  |  |  | 0x00 |
| Profile Control Register 2 (PCR2) (0x08) | [63:56] | Open ${ }^{1}$ |  |  |  | ase Off | ord 2 (PO | [13:8] |  | 0x00 |
|  | [55:48] | Phase Offset Word 2 (POW2) [7:0] |  |  |  |  |  |  |  | $0 \times 00$ |
|  | [47:40] | Frequency Tuning Word 2 (FTW1) [47:40] |  |  |  |  |  |  |  | 0x00 |
|  | [39:32] | Frequency Tuning Word 2 (FTW2) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 2 (FTW2) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 2 (FTW2) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word 2 (FTW2) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 2 (FTW2) [7:0] |  |  |  |  |  |  |  | 0x00 |
| Profile Control Register 3 (PCR3) (0x09) | [63:56] | Phase Offset Word 3 (POW3) [7:0] |  |  |  |  |  |  |  | 0x00 |
|  | [55:48] |  |  |  |  |  |  |  |  | 0x00 |
|  | [47:40] | Frequency Tuning Word 3 (FTW3) [47:40] |  |  |  |  |  |  |  | 0x00 |
|  | [39:32] | Frequency Tuning Word 3 (FTW3) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 3 (FTW3) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 3 (FTW3) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word 3 (FTW3) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 3 (FTW3) [7:0] |  |  |  |  |  |  |  | 0x00 |
| Profile Control Register 4 (PCR4) <br> (0x0A) | [63:56] | Open ${ }^{1}$ |  |  |  | Open $\quad$ Phase Offset Word 4 (POW4) [13:8] |  |  |  | 0x00 |
|  | [55:48] | Phase Offset Word 4 (POW4) [7:0] |  |  |  |  |  |  |  | 0x00 |
|  | [47:40] | Frequency Tuning Word. 4 (FTW4) [47:40] |  |  |  |  |  |  |  | 0x00 |
|  | [39:32] | Frequency Tuning Word 4 (FTW4) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 4 (FTW4) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 4 (FTW4) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word 4 (FTW4) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 4 (FTW4) [7:0] |  |  |  |  |  |  |  | 0x00 |
| Profile Control Register 5 (PCR5) (0xOB) | [63:56] | Open ${ }^{1}$ |  |  |  | hase Off | ord 5 (PO | [13:8] |  | 0x00 |
|  | [55:48] | Phase Offset Word 5 (POW5) [7:0] |  |  |  |  |  |  |  | 0x00 |
|  | [47:40] | Frequency Tuning Word 5 (FTW5) [47:40] |  |  |  |  |  |  |  | 0x00 |
|  | [39:32] | Frequency Tuning Word 5 (FTW5) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 5 (FTW5) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 5 (FTW5) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word 5 (FTW5) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 5 (FTW5) [7:0] |  |  |  |  |  |  |  | 0x00 |


| Register Name (Serial Address) | Bit Range | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Default Value/ Profile |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Profile Control Register 6 (PCR6) (0x0C) | [63:56] | Open ${ }^{1}$ |  | Phase Offset Word 6 (POW6) [13:8] |  |  |  |  |  | 0x00 |
|  | [55:48] | Phase Offset Word 6 (POW6) [7:0] |  |  |  |  |  |  |  | 0x00 |
|  | [47:40] | Frequency Tuning Word 6 (FTW6) [47:40] |  |  |  |  |  |  |  | 0x00 |
|  | [39:32] | Frequency Tuning Word 6 (FTW6) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 6 (FTW6) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 6 (FTW6) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word 6 (FTW6) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 6 (FTW6) [7:0] |  |  |  |  |  |  |  | 0x00 |
| Profile Control Register 7 (PCR7) (0x0D) | [63:56] | Open ${ }^{1}$ |  | Phase Offset Word 7 (POW7) [13:8] |  |  |  |  |  | 0x00 |
|  | [55:48] | Phase Offset Word 7 (POW7) [7:0] |  |  |  |  |  |  |  | 0x00 |
|  | [47:40] | Frequency Tuning Word 7 (FTW7) [47:40] |  |  |  |  |  |  |  | 0x00 |
|  | [39:32] | Frequency Tuning Word 7 (FTW7) [39:32] |  |  |  |  |  |  |  | 0x00 |
|  | [31:24] | Frequency Tuning Word 7 (FTW7) [31:24] |  |  |  |  |  |  |  | 0x00 |
|  | [23:16] | Frequency Tuning Word 7 (FTW7) [23:16] |  |  |  |  |  |  |  | 0x00 |
|  | [15:8] | Frequency Tuning Word 7 (FTW7) [15:8] |  |  |  |  |  |  |  | 0x00 |
|  | [7:0] | Frequency Tuning Word 7 (FTW7) [7:0] |  |  |  |  |  |  |  | 0x00 |

[^0]
## CONTROL REGISTER BIT DESCRIPTIONS

## Control Function Register 1 (CFR1)

This control register is comprised of four bytes that must be written during a write operation involving CFR1. CFR1 is used to control various functions, features, and operating modes of the AD9540. The functionality of each bit is described below. In general, the bit is named for the function it serves when the bit is set.

## CFR1[31:25] Open

Unused locations. Write a Logic 0 .

## CFR1[24] STATUS_Error (Read Only)

When the device is operating in automatic synchronization mode or hardware manual synchronization mode the SYNC_IN/STATUS pin behaves as the SYNC_IN. To determine whether or not the PLL has become unlocked while in synchronization mode, this bit serves as a flag to indicate that an unlocked condition has occurred within the phase frequency detector. Once set, the flag stays high until it is cleared by a readback of the value even though the loop might have relocked. Readback of the CFR1 register clears this bit.

CFR1[24] $=0$ indicates that the loop has maintained lock since the last readback.

CFR1[24] = 1 indicates that the loop became unlocked at some point since the last readback of this bit.

## CFR1[23] Load Sweep Ramp Rate at I/O_UPDATE, also known as Load SRR @ I/O_UPDATE

The sweep ramp rate is set by entering a value to a downcounter that is clocked by the SYNC_CLK. Each time a new step is taken in the linear sweep algorithm, the ramp rate value is passed from the linear sweep ramp rate register to this downcounter. When set, CFR1[23] enables the user to force the part to restart the countdown sequence for the current linear sweep step by toggling the I/O_UPDATE pin.

CFR1[23] $=0$ (default). The linear sweep ramp rate countdown value is loaded only upon completion of a countdown sequence.

CFR1[23] $=1$. The linear sweep ramp rate countdown value is reloaded, if an I/O_UPDATE signal is sent to the part during a sweep.

## CFR1[22] Auto-Clear Frequency Accumulator

This bit enables the auto clear function for the frequency accumulator. The auto clear function serves as a clear and release function for the frequency accumulator. This performs the linear sweep operation that then begins sweeping from a known value of FTW0.

CFR1[22] = 0 (default). Issuing an I/O_UPDATE has no effect on the current state of the frequency accumulator.

CFR1[22] = 1. Issuing an I/O_UPDATE signal to the part clears the current contents of the frequency accumulator for one syncclock period.

## CFR1[21] Auto Clear Phase Accumulator

This bit enables the auto clear function for the phase accumulator. The auto clear function serves as a reset function for the phase accumulator, which then begins accumulating from a known phase value of 0 .

CFR1[21] = 0 (default). Issuing an I/O_UPDATE has no effect on the current state of the phase accumulator.

CFR1[21] = 1. Issuing an I/O_UPDATE clears the current contents of the phase accumulator for one SYNC_CLK period.

## CFR1[20] Enable Sine Output

Two different trigonometric functions can be used to convert the phase angle to an amplitude value, cosine, or sine. This bit selects the function used.

CFR1[20] = 0 (default). The phase-to-amplitude conversion block uses a cosine function.

CFR1[20] = 1 . The phase-to-amplitude conversion block uses a sine function.

## CFR1[19] Clear Frequency Accumulator

This bit serves as a static clear, or a clear-and-hold bit for the frequency accumulator. It prevents the frequency accumulator from incrementing the value as long as it is set.

CFR1[19] $=0$ (default). The frequency accumulator operates normally.
$\operatorname{CFR1}[19]=1$. The frequency accumulator is cleared and held at 0 .

## CFR1[18] Clear Phase Accumulator

This bit serves as a static clear, or a clear-and-hold bit for the phase accumulator. It prevents the phase accumulator from incrementing the value as long as it is set.

CFR1[18] $=0$ (default). The phase accumulator operates normally.
$\operatorname{CFR1}[18]=1$. The phase accumulator is cleared and held at 0 .
CFR1[17:16] Open
Unused locations. Write a Logic 0 .

## CFR1[15] LSB First Serial Data Mode

The serial data transfer to the device can be either MSB first or LSB first. This bit controls that operation.

CFR1[15] = 0 (default). Serial data transfer to the device is in MSB first mode.

CFR1[15] $=1$. Serial data transfer to the device is in LSB first mode.

## CFR1[14] SDI/O Input Only (3-Wire Serial Data Mode)

The serial port on the AD9540 can act in 2-wire mode (SCLK and SDI/O) or 3 -wire mode (SCLK, SDI/O, and SDO). This bit toggles the serial port between these two modes.

CFR1[14] $=0$ (default). Serial data transfer to the device is in 2 -wire mode. The SDI/O pin is bidirectional.
$\operatorname{CFR} 1[14]=1$. Serial data transfer to the device is in 3-wire mode. The SDI/O pin is input only.

## CFR1[13:8] Open

Unused locations. Write a Logic 0 .

## CFR1[7] Digital Power-Down

This bit powers down the digital circuitry not directly related to the I/O port. The I/O port functionality is not suspended, regardless of the state of this bit.

CFR1[7] $=0$ (default). Digital logic operating as normal.
CFR1[7] = 1. All digital logic not directly related to the I/O port is powered down. Internal digital clocks are suspended.

## CFR1[6] Phase Frequency Detector Input Power-Down

This bit controls the input buffers on the phase frequency detector. It provides a way to gate external signals from the phase frequency detector.

CFR1[6] $=0$ (default). Phase frequency detector input buffers are functioning normally.

CFR1[6] =1. Phase frequency detector input buffers are powered down, isolating the phase frequency detector from the outside world.

## CFR1[5] REFIN Crystal Enable

The AD9540 phase frequency detector has an on-chip oscillator circuit. When enabled, the reference input to the phase frequency detector (REFIN/ $\overline{\text { REFIN }}$ ) can be driven by a crystal.

CFR1[5] $=0$ (default). The phase frequency detector reference input operates as a standard analog input.

CFR1[5] = 1. The reference input oscillator circuit is enabled, allowing the use of a crystal for the reference of the phase frequency detector.

## CFR1[4] SYNC_CLK Disable

If synchronization of multiple devices is not required, the spectral energy resulting from this signal can be reduced by gating the output buffer off. This function gates the internal clock reference SYNC_CLK (SYSCLK $\div 4$ ) off of the SYNC_OUT pin.

CFR1[4] = 0 (default). The SYNC_CLK signal is present on the SYNC_OUT pin and is ready to be ported to other devices.

CFR1[4] = 1 . The SYNC_CLK signal is gated off, putting the SYNC_OUT pin into a high impedance state.

## CFR1[3] Automatic Synchronization

One of the synchronization modes of the AD9540 forces the DDS core to derive the internal reference from an external reference supplied on the SYNC_IN pin. For details on synchronization modes for the DDS core, see the Synchronization Modes for Multiple Devices section.

CFR1[3] $=0$ (default). The automatic synchronization function of the DDS core is disabled.

CFR1[3] $=1$. The automatic synchronization function is on. The device is slaved to an external reference and adjusts the internal SYNC_CLK to match the external reference that is supplied on the SYNC_IN input.

## CFR1[2] Software Manual Synchronization

Rather than relying on the part to automatically synchronize the internal clocks, the user can program the part to advance the internal SYNC_CLK one system clock cycle. This bit is self clearing and can be set multiple times.

CFR1[2] $=0$ (default). The SYNC_CLK stays in the current timing relationship to SYSCLK.

CFR1[2] $=1$. The SYNC_CLK advances the rising and falling edges by one SYSCLK cycle. This bit is then self-cleared.

## CFR1[1] Hardware Manual Synchronization

Similar to the software manual synchronization (CFR1[2]), this function enables the user to advance the SYNC_CLK rising edge by one system clock period. This bit enables the SYNC_IN/STATUS pin as a digital input. Once enabled, every rising edge on the SYNC_IN input advances the SYNC_CLK by one SYSCLK period. While enabled, the STATUS signal is not available on an external pin. However, loop out-of-lock events trigger a flag in the Control Register CFR1[24].

CFR1[1] $=0$ (default). The hardware manual synchronization function is disabled. Either the part is outputting the STATUS (CFR1[3] $=0$ ) or it is using the SYNC_IN to slave the SYNC_CLK signal to an external reference provided on SYNC_IN (CFR1[3] = 1).

CFR1[1] = 1. The SYNC_IN/STATUS pin is set as a digital input. Each subsequent rising edge on this pin advances the SYNC_CLK rising edge by one SYSCLK period.

## CFR1[0] High Speed Synchronization Enable Bit

This bit enables extra functionality in the autosynchronization algorithm, which enables the device to synchronize high speed clocks (SYNC_CLK > 62.5 MHz).

CFR1[0] $=0$ (default). High speed synchronization is disabled.
CFR1[0] $=1$. High speed synchronization is enabled.

## Control Function Register 2 (CFR2)

The Control Register 2 is comprised of five bytes, that must be written during a write operation involving CFR2. With some minor exceptions, the CFR2 primarily controls analog and timing functions on the AD9540.

## CFR2[39] DAC Power-Down Bit

This bit powers down the DAC portion of the AD9540 and puts it into the lowest power dissipation state.

CFR2[39] $=0$ (default). DAC is powered on and operating.
CFR2[39] $=1$. DAC is powered down and the output is in a high impedance state.

## CFR2[38:34] Open

Unused locations. Write a Logic 0 .

## CFR2[33] Internal Band Gap Power-Down

To shut off all internal quiescent current, the band gap needs to be powered down. This is normally not done because it takes a long time ( $\sim 10 \mathrm{~ms}$ ) for the band gap to power up and settle to its final value.

CFR2[33] $=0$. Even when all other sections are powered down, the band gap is powered up and is providing a regulated voltage.

CFR2[33] = 1 . The band gap is powered down.

## CFR2[32] Internal CML Driver DRV_RSET

To program the CML driver output current, a resistor must be placed between the DRV_RSET pin and ground. This bit enables an internal resistor to program the output current of the driver.

CFR2[32] $=0$ (default). The DRV_RSET pin is enabled, and an external resistor must be attached to the CP_RSET pin to program the output current.

CFR2[32] $=1$. The CML current is programmed by the internal resistor and ignores the resistor on the DRV_RSET pin.

## CFR2[31:29] Clock Driver Rising Edge

These bits control the slew rate of the rising edge of the CML clock driver output. When these bits are on, additional current is sent to the output driver to increase the rising edge slew rate capability. Table 5 describes how the bits increase the current. The additional current is on only during the rising edge of the waveform for approximately 250 ps , not during the entire transition.

Table 5. CML Clock Driver Rising Edge Slew Rate Control Bits and Associated Surge Current

| CFR2[31] $=1$ | 7.6 mA |
| :--- | :--- |
| CFR2[30] $=1$ | 3.8 mA |
| CFR2[29] $=1$ | 1.9 mA |

## CFR2[28:26] Clock Driver Falling Edge Control

These bits control the slew rate of the falling edge of the CML clock driver output. When these bits are on, additional current is sent to the output driver to increase the rising edge slew rate capability. Table 6 describes how the bits increase the current. The additional current is on only during the rising edge of the waveform, for approximately 250 ps , not during the entire transition.

Table 6. CML Clock Drive Falling Edge Slew Rate Control Bits and Associated Surge Current

| CFR2[28] $=1$ | 5.4 mA |
| :--- | :--- |
| CFR2[30] $=1$ | 2.7 mA |
| CFR2[29] $=1$ | 1.35 mA |

## CFR2[25] PLL Lock Detect Enable

This bit enables the SYNC_IN/STATUS pin as a lock detect output for the PLL.

CFR2[25] = 0 (default).The STATUS_DETECT signal is disabled.

CFR2[25] $=1$. The STATUS_DETECT signal is enabled.

## CFR2[24] PLL Lock Detect Mode

This bit toggles the modes of the PLL lock detect function. The lock detect can either be a status indicator (locked or unlocked) or it can indicate a lead-lag relationship between the two phase frequency detector inputs.

CFR2[24] = 0 (default). The lock detect acts as a status indicator (PLL is locked 0 or unlocked 1 ).

CFR2[24] $=1$. The lock detect acts as a lead-lag indicator. A 1 on the STATUS pin means that the CLK2 pin lags the reference. A 0 means that the CLK2 pin leads the reference.

## CFR2[23] RF Divider Power-Down

This bit powers down the RF divider to save power when not in use.

CFR2[23] = 0 (default). The RF divider is on.
CFR2[23] $=1$. The RF divider is powered down and an alternate path between the CLK1 inputs and SYSCLK is enabled.

## CFR2[22:21] RF Divider Ratio

These two bits control the RF divider ratio ( $\div \mathrm{R}$ ).
CFR2[22:21] = 11 (default). RF Divider R $=8$.
CFR2[22:21] = 10. RF Divider R $=4$.
CFR2[22:21] = 01. RF Divider R $=2$.
CFR2[22:21] $=00$. RF Divider $\mathrm{R}=1$. Note that this is not the same as bypassing the RF divider.

## CFR2[20] Clock Driver Power-Down

This bit powers down the CML clock driver circuit.
CFR2[20] =1 (default). The CML clock driver circuit is powered down.

CFR2[20] $=0$. The CML clock driver is powered up.
CFR2[19:18] Clock Driver Input Select
These bits control the mux on the input for the CML clock driver.

CFR2[19:18] $=00$. The CML clock driver is disconnected from all inputs (and does not toggle).

CFR2[19:18] $=01$. The CML clock driver is driven by the CLK2 input pin.

CFR2[19:18] = 10 (default). The CML clock driver is driven by the output of the RF divider.

CFR2[19:18] = 11. The CML clock driver is driven by the input of the RF divider

## CFR2[17] Slew Rate Control Bit

Even without the additional surge current supplied by the rising edge slew rate control bits and the falling edge slew rate control bits, the device applies a default 7.6 mA surge current to the rising edge and a 4.05 mA surge current to the falling edge.

This bit disables all slew rate enhancement surge current, including the default values.

CFR2[17] = 0 (default). The CML driver applies default surge current to rising and falling edges.

CFR2[17] $=1$. Driver applies no surge current during transitions. The only current is the continuous current.

## CFR2[16] RF Divider CLK1 Mux

This bit toggles the mux to control whether the RF divider output or input is supplying SYSCLK to the device.

CFR2[16] $=0$ (default). The RF divider output supplies the DDS SYSCLK.

CFR2[16] = 1 . The RF divider input supplies the DDS SYSCLK (bypass the divider). Note that regardless of the condition of the configuration of the clock input, the DDS SYSCLK must not exceed the maximum rated clock speed.

## CFR2[15:12] CLK2 Divider ( $\div \mathrm{N}$ ) Control Bits

These four bits set the CLK2 divider $(\div \mathrm{N})$ ratio where N is a value $=1$ to 16 , and CFR2[15:12] $=0000$ means that $\mathrm{N}=1$ and CFR2[15:12] $=1111$ means that $\mathrm{N}=16$ or simply, $\mathrm{N}=$ CFR2[15:12] +1 .

Table 7. CLK2 Divider Values ( $\div \mathrm{N}$ )

| CFR2[15:12] | N | CFR2[15:12] | N |
| :--- | :--- | :--- | :--- |
| 0000 | 1 | 1000 | 9 |
| 0001 | 2 | 1001 | 10 |
| 0010 | 3 | 1010 | 11 |
| 0011 | 4 | 1011 | 12 |
| 0100 | 5 | 1100 | 13 |
| 0101 | 6 | 1101 | 14 |
| 0110 | 7 | 1110 | 15 |
| 0111 | 8 | 1111 | 16 |

CFR2[11:8] REFIN Divider ( $\div$ M) Control Bits
These 4 bits set the REFIN divider $(\div \mathrm{M})$ ratio where the $\mathrm{M}=1$ to 16 and CFR2[11:8] $=0000$ means that $\mathrm{M}=1$, and CFR2[11:8] $=1111$ means that $\mathrm{M}=16$ or $\mathrm{M}=\mathrm{CFR} 2[11: 8]+1$.

Table 8. REFIN Input Divider Values ( $\div$ M)

| CFR2[15:12] | M | CFR2[11:8] | M |
| :--- | :--- | :--- | :--- |
| 0000 | 1 | 1000 | 9 |
| 0001 | 2 | 1001 | 10 |
| 0010 | 3 | 1010 | 11 |
| 0011 | 4 | 1011 | 12 |
| 0100 | 5 | 1100 | 13 |
| 0101 | 6 | 1101 | 14 |
| 0110 | 7 | 1110 | 15 |
| 0111 | 8 | 1111 | 16 |

## CFR2[7:6] Open

Unused locations. Write a Logic 0 .

## CFR2[5] CP Polarity

This bit sets the polarity of the charge pump in response to a ground referenced or a supply referenced VCO.

CFR2[5] = 0 (default). The charge pump is configured to operate with a supply referenced VCO. If CLK2 lags REFIN, the charge pump attempts to drive the VCO control node voltage higher. If CLK2 leads REFIN, the charge pump attempts to drive the VCO control node voltage lower.

CFR2[5] $=1$. The charge pump is configured to operate with a ground referenced VCO. If CLK2 lags REFIN, the charge pump attempts to drive the VCO control node voltage lower. If CLK2 leads REFIN, the charge pump attempts to drive the VCO control node voltage higher.

## CFR2[4] Charge Pump Full Power-Down

This bit, when set, puts the charge pump into a full power-down mode.

CFR2[4] $=0$ (default). The charge pump is powered on and operating normally.

CFR2[4] $=1$. The charge pump is powered down completely.

## CFR2[3] Charge Pump Quick Power-Down

Rather than power down the charge pump, which have a long recovery time, a quick power-down mode that powers down only the charge pump output buffer is included. Though this does not reduce the power consumption significantly, it does shut off the output to the charge pump and allows it to come back on rapidly.

CFR2[3] $=0$ (default). The charge pump is powered on and operating normally.

CFR2[3] = 1 . The charge pump is on and running, but the output buffer is powered down.

## CFR2[2:0] Charge Pump Current Scale

A base output current from the charge pump is determined by a resistor connected from the CP_RSET pin to ground (see the PLL Circuitry section). However, it is possible to multiply the charge pump output current by a value from 1:8 by programming these bits. The charge pump output current is scaled by CFR2[2:0] +1 .

CFR2[2:0] = 000 (default)
Scale factor $=1$ to CFR2[2:0] = 111 (8).

## AD9540

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2
Figure 45. 48-Lead Lead Frame Chip Scale Package [LFCSP] $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Body and 0.85 mm Package Height (CP-48-1)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9540BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-48-1 |
| AD9540BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP] Tape and Reel | CP-48-1 |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ In all cases, Open bits must be written to 0 .

