## 1. Features (CY7C68013A/14A/15A/16A)

■ USB 2.0 USB IF High Speed Certified (TID \# 40460272)
■ Single Chip Integrated USB 2.0 Transceiver, Smart SIE, and Enhanced 8051 Microprocessor

■ Fit, Form, and Function Compatible with the FX2
$\square$ Pin compatible
a Object-code-compatible
a Functionally Compatible (FX2LP is a superset)
■ Ultra Low Power: I ICC No More than 85 mA in any Mode $\square$ Ideal for bus and battery powered applications
■ Software: 8051 Code Runs from:
a Internal RAM, which is downloaded through USB
a Internal RAM, which is loaded from EEPROM
$\square$ External memory device (128 pin package)
■ 16 KBytes of On-Chip Code/Data RAM
■ Four Programmable BULK/INTERRUPT/ISOCHRONOUS Endpoints
a Buffering options: double, triple, and quad
■ Additional Programmable (BULK/INTERRUPT) 64 Byte Endpoint

■ 8-bit or 16-bit External Data Interface

- Smart Media Standard ECC Generation

■ GPIF (General Programmable Interface)
a Enables direct connection to most parallel interfaces
a Programmable waveform descriptors and configuration registers to define waveforms
a Supports multiple Ready (RDY) inputs and Control (CTL) outputs
■ Integrated, Industry Standard Enhanced 8051
口 $48 \mathrm{MHz}, 24 \mathrm{MHz}$, or 12 MHz CPU operation
a Four clocks per instruction cycle
a Two USARTS
a Three counter/timers
a Expanded interrupt system
a Two data pointers
■ 3.3V Operation with 5 V Tolerant Inputs
■ Vectored USB Interrupts and GPIF/FIFO Interrupts
■ Separate Data Buffers for the Setup and Data Portions of a CONTROL Transfer

■ Integrated $\mathrm{I}^{2} \mathrm{C}$ Controller, Runs at 100 or 400 kHz

- Four Integrated FIFOs
$\square$ Integrated glue logic and FIFOs lower system cost
$\square$ Automatic conversion to and from 16-bit buses
a Master or slave operation
$\square$ Uses external clock or asynchronous strobes
a Easy interface to ASIC and DSP ICs
- Available in Commercial and Industrial Temperature Grade (all packages except VFBGA)


## Logic Block Diagram



### 1.1 Features (CY7C68013A/14A only)

- CY7C68014A: Ideal for Battery Powered Applications
$\square$ Suspend current: $100 \mu \mathrm{~A}$ (typ)
$\square$口 Suspend current: $300 \mu \mathrm{~A}$ (typ)
■ Available in Five Pb-free Packages with Up to 40 GPIOs a 128-pin TQFP ( 40 GPIOs), 100-pin TQFP ( 40 GPIOs), 56 -pin QFN (24 GPIOs), 56-pin SSOP (24 GPIOs), and 56-pin VFBGA (24 GPIOs)


### 1.2 Features (CY7C68015A/16A only)

■ CY7C68016A: Ideal for Battery Powered Applications - Suspend current: $100 \mu \mathrm{~A}$ (typ)

■ CY7C68015A: Ideal for Non-battery Powered Applications - Suspend current: $300 \mu \mathrm{~A}$ (typ)

- Available in Pb-free 56-pin QFN Package ( 26 GPIOs)
a Two more GPIOs than CY7C68013A/14A enabling additional features in same footprint
Cypress's EZ-USB FX2LPTM (CY7C68013A/14A) is a low power version of the EZ-USB FX2 ${ }^{\text {TM }}$ (CY7C68013), which is a highly integrated, low power USB 2.0 microcontroller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip,

Cypress has created a cost effective solution that provides superior time-to-market advantages with low power to enable bus powered applications.
The ingenious architecture of FX2LP results in data transfer rates of over 53 Mbytes per second, the maximum allowable USB 2.0 bandwidth, while still using a low cost 8051 microcontroller in a package as small as a 56 VFBGA ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ). Because it incorporates the USB 2.0 transceiver, the FX2LP is more economical, providing a smaller footprint solution than USB 2.0 SIE or external transceiver implementations. With EZ-USB FX2LP, the Cypress Smart SIE handles most of the USB 1.1 and 2.0 protocol in hardware, freeing the embedded microcontroller for application specific functions and decreasing development time to ensure USB compatibility.
The General Programmable Interface (GPIF) and Master/Slave Endpoint FIFO (8-bit or 16-bit data bus) provides an easy and glueless interface to popular interfaces such as ATA, UTOPIA, EPP, PCMCIA, and most DSP/processors.
The FX2LP draws less current than the FX2 (CY7C68013), has double the on-chip code/data RAM, and is fit, form and function compatible with the 56, 100, and 128 pin FX2.
Five packages are defined for the family: 56VFBGA, 56 SSOP, 56 QFN, 100 TQFP, and 128 TQFP.

## 2. Applications

■ Portable video recorder
■ MPEG/TV conversion
■ DSL modems
■ ATA interface
■ Memory card readers

- Legacy conversion devices
- Cameras
- Scanners
- Home PNA
- Wireless LAN

■ MP3 players
■ Networking
The "Reference Designs" section of the Cypress web site provides additional tools for typical USB 2.0 applications. Each reference design comes complete with firmware source and object code, schematics, and documentation. Visit www.cypress.com for more information.

## 3. Functional Overview

### 3.1 USB Signaling Speed

FX2LP operates at two of the three rates defined in the USB Specification Revision 2.0, dated April 27, 2000:
$■$ Full speed, with a signaling bit rate of 12 Mbps
■ High speed, with a signaling bit rate of 480 Mbps .
FX2LP does not support the low speed signaling mode of 1.5 Mbps.

### 3.28051 Microprocessor

The 8051 microprocessor embedded in the FX2LP family has 256 bytes of register RAM, an expanded interrupt system, three timer/counters, and two USARTs.

### 3.2.1 8051 Clock Frequency

FX2LP has an on-chip oscillator circuit that uses an external $24 \mathrm{MHz}( \pm 100 \mathrm{ppm})$ crystal with the following characteristics:

- Parallel resonant

■ Fundamental mode

- $500 \mu \mathrm{~W}$ drive level

■ 12 pF (5\% tolerance) load capacitors
An on-chip PLL multiplies the 24 MHz oscillator up to 480 MHz , as required by the transceiver/PHY and internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz . The clock frequency of the 8051 can be changed by the 8051 through the CPUCS register, dynamically.

Figure 1. Crystal Configuration


The CLKOUT pin, which can be three-stated and inverted using internal control bits, outputs the $50 \%$ duty cycle 8051 clock, at the selected 8051 clock frequency: $48 \mathrm{MHz}, 24 \mathrm{MHz}$, or 12 MHz .

### 3.2.2 USARTS

FX2LP contains two standard 8051 USARTs, addressed through Special Function Register (SFR) bits. The USART interface pins are available on separate I/O pins, and are not multiplexed with port pins.
UARTO and UART1 can operate using an internal clock at 230 KBaud with no more than $1 \%$ baud rate error. 230 KBaud operation is achieved by an internally derived clock source that generates overflow pulses at the appropriate time. The internal clock adjusts for the 8051 clock rate ( $48 \mathrm{MHz}, 24 \mathrm{MHz}$, and 12 MHz ) such that it always presents the correct frequency for 230 KBaud operation. ${ }^{[1]}$

### 3.2.3 Special Function Registers

Certain 8051 SFR addresses are populated to provide fast access to critical FX2LP functions. These SFR additions are shown in Table 1 on page 4. Bold type indicates non standard, enhanced 8051 registers. The two SFR rows that end with "0" and " 8 " contain bit addressable registers. The four I/O ports A to D use the SFR addresses used in the standard 8051 for ports 0 to 3, which are not implemented in FX2LP. Because of the faster and more efficient SFR addressing, the FX2LP I/O ports are not addressable in external RAM space (using the MOVX instruction).

## $3.3 \mathrm{I}^{2} \mathrm{C}$ Bus

FX2LP supports the $I^{2} \mathrm{C}$ bus as a master only at $100 / 400 \mathrm{KHz}$. SCL and SDA pins have open-drain outputs and hysteresis inputs. These signals must be pulled up to 3.3 V , even if no $\mathrm{I}^{2} \mathrm{C}$ device is connected.

### 3.4 Buses

All packages, 8 -bit or 16-bit "FIFO" bidirectional data bus, multiplexed on I/O ports B and D. 128-pin package: adds 16-bit output-only 8051 address bus, 8 -bit bidirectional data bus.

[^0]Table 1. Special Function Registers

| $\mathbf{x}$ | $\mathbf{8 x}$ | $\mathbf{9 x}$ | Ax | Bx | $\mathbf{C x}$ | Dx | Ex | Fx |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | IOA | IOB | IOC | IOD | SCON1 | PSW | ACC | B |
| 1 | SP | EXIF | INT2CLR | IOE | SBUF1 |  |  |  |
| 2 | DPL0 | MPAGE | INT4CLR | OEA |  |  |  |  |
| 3 | DPH0 |  |  | OEB |  |  |  |  |
| 4 | DPL1 |  |  | OEC |  |  |  |  |
| 5 | DPH1 |  |  | OED |  |  |  |  |
| 6 | DPS |  |  | OEE |  |  |  |  |
| 7 | PCON |  |  |  |  |  |  |  |
| 8 | TCON | SCON0 | IE | IP |  |  |  |  |
| 9 | TMOD | SBUF0 |  |  | RCAP2L |  |  |  |
| A | TL0 | AUTOPTRH1 | EP2468STAT | EP01STAT | EIP |  |  |  |
| B | TL1 | AUTOPTRL1 | EP24FIFOFLGS | GPIFTRIG | RCAP2H |  |  |  |
| C | TH0 | reserved | EP68FIFOFLGS |  | TL2 |  |  |  |
| D | TH1 | AUTOPTRH2 |  |  | GPIFSGLDATH | TH2 |  |  |
| E | CKCON | AUTOPTRL2 |  | GPIFSGLDATLX |  |  |  |  |
| F |  | reserved | AUTOPTRSET-UP | GPIFSGLDATLNOX |  |  |  |  |

### 3.5 USB Boot Methods

During the power up sequence, internal logic checks the $I^{2} \mathrm{C}$ port for the connection of an EEPROM whose first byte is either $0 \times C 0$ or $0 x C 2$. If found, it uses the VID/PID/DID values in the EEPROM in place of the internally stored values ( $0 \times C 0$ ), or it boot-loads the EEPROM contents into internal RAM ( $0 x C 2$ ). If no EEPROM is detected, FX2LP enumerates using internally stored descriptors. The default ID values for FX2LP are VID/PID/DID (0x04B4, $0 \times 8613,0 x A x x x$ where $x x x=$ Chip revision). ${ }^{[2]}$
Table 2. Default ID Values for FX2LP

| Default VID/PID/DID |  |  |
| :--- | :---: | :--- |
| Vendor ID | 0x04B4 | Cypress Semiconductor |
| Product ID | 0x8613 | EZ-USB FX2LP |
| Device release | 0xAnnn | Depends on chip revision <br> (nnn = chip revision where first <br> silicon = 001) |

### 3.6 ReNumeration

Because the FX2LP's configuration is soft, one chip can take on the identities of multiple distinct USB devices.
When first plugged into USB, the FX2LP enumerates automatically and downloads firmware and USB descriptor tables over the USB cable. Next, the FX2LP enumerates again, this time as a device defined by the downloaded information. This patented two step process called ReNumeration ${ }^{\text {TM }}$ happens instantly when the device is plugged in, without a hint that the initial download step has occurred.

Two control bits in the USBCS (USB Control and Status) register, control the ReNumeration process: DISCON and RENUM. To simulate a USB disconnect, the firmware sets DISCON to 1. To reconnect, the firmware clears DISCON to 0.
Before reconnecting, the firmware sets or clears the RENUM bit to indicate whether the firmware or the Default USB Device handles device requests over endpoint zero: if RENUM $=0$, the Default USB Device handles device requests; if RENUM = 1, the firmware services the requests.

### 3.7 Bus-Powered Applications

The FX2LP fully supports bus powered designs by enumerating with less than 100 mA as required by the USB 2.0 specification.

### 3.8 Interrupt System

### 3.8.1 INT2 Interrupt Request and Enable Registers

FX2LP implements an autovector feature for INT2 and INT4. There are 27 INT2 (USB) vectors, and 14 INT4 (FIFO/GPIF) vectors. See EZ-USB Technical Reference Manual (TRM) for more details.

### 3.8.2 USB Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. To save the code and processing time that is required to identify the individual USB interrupt source, the FX2LP provides a second level of interrupt vectoring, called Autovectoring. When a USB interrupt is asserted, the FX2LP pushes the program counter to its stack, and then jumps to the address $0 \times 0043$ where it expects to find a "jump" instruction to the USB Interrupt service routine.

[^1]The FX2LP jump instruction is encoded as follows:
Table 3. INT2 USB Interrupts

| USB INTERRUPT TABLE FOR INT2 |  |  |  |
| :---: | :---: | :---: | :---: |
| Priority | INT2VEC Value | Source | Notes |
| 1 | 00 | SUDAV | Setup Data Available |
| 2 | 04 | SOF | Start of Frame (or microframe) |
| 3 | 08 | SUTOK | Setup Token Received |
| 4 | 0C | SUSPEND | USB Suspend request |
| 5 | 10 | USB RESET | Bus reset |
| 6 | 14 | HISPEED | Entered high speed operation |
| 7 | 18 | EPOACK | FX2LP ACK'd the CONTROL Handshake |
| 8 | 1 C |  | reserved |
| 9 | 20 | EP0-IN | EP0-IN ready to be loaded with data |
| 10 | 24 | EP0-OUT | EPO-OUT has USB data |
| 11 | 28 | EP1-IN | EP1-IN ready to be loaded with data |
| 12 | 2C | EP1-OUT | EP1-OUT has USB data |
| 13 | 30 | EP2 | IN: buffer available. OUT: buffer has data |
| 14 | 34 | EP4 | IN: buffer available. OUT: buffer has data |
| 15 | 38 | EP6 | IN: buffer available. OUT: buffer has data |
| 16 | 3C | EP8 | IN: buffer available. OUT: buffer has data |
| 17 | 40 | IBN | IN-Bulk-NAK (any IN endpoint) |
| 18 | 44 |  | reserved |
| 19 | 48 | EPOPING | EPO OUT was Pinged and it NAK'd |
| 20 | 4C | EP1PING | EP1 OUT was Pinged and it NAK'd |
| 21 | 50 | EP2PING | EP2 OUT was Pinged and it NAK'd |
| 22 | 54 | EP4PING | EP4 OUT was Pinged and it NAK'd |
| 23 | 58 | EP6PING | EP6 OUT was Pinged and it NAK'd |
| 24 | 5C | EP8PING | EP8 OUT was Pinged and it NAK'd |
| 25 | 60 | ERRLIMIT | Bus errors exceeded the programmed limit |
| 26 | 64 |  |  |
| 27 | 68 |  | reserved |
| 28 | 6C |  | reserved |
| 29 | 70 | EP2ISOERR | ISO EP2 OUT PID sequence error |
| 30 | 74 | EP4ISOERR | ISO EP4 OUT PID sequence error |
| 31 | 78 | EP6ISOERR | ISO EP6 OUT PID sequence error |
| 32 | 7 C | EP8ISOERR | ISO EP8 OUT PID sequence error |

If Autovectoring is enabled (AV2EN $=1$ in the INTSET-UP register), the FX2LP substitutes its INT2VEC byte. Therefore, if the high byte ("page") of a jump table address is preloaded at the location $0 \times 0044$, the automatically inserted INT2VEC byte at $0 \times 0045$ directs the jump to the correct address out of the 27 addresses within the page.

### 3.8.3 FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB interrupt sources, the FIFO/GPIF interrupt is shared among 14 individual FIFO/GPIF sources. The FIFO/GPIF Interrupt, like the USB Interrupt, can employ autovectoring. Table 4 on page 6 shows the priority and INT4VEC values for the 14 FIFO/GPIF interrupt sources.

Table 4. Individual FIFO/GPIF Interrupt Sources

| Priority | INT4VEC Value | Source | Notes |
| :---: | :---: | :---: | :--- |
| 1 | 80 | EP2PF | Endpoint 2 Programmable Flag |
| 2 | 84 | EP4PF | Endpoint 4 Programmable Flag |
| 3 | 88 | EP6PF | Endpoint 6 Programmable Flag |
| 4 | 8 C | EP8PF | Endpoint 8 Programmable Flag |
| 5 | 90 | EP2EF | Endpoint 2 Empty Flag |
| 6 | 94 | EP4EF | Endpoint 4 Empty Flag |
| 7 | 98 | EP6EF | Endpoint 6 Empty Flag |
| 8 | 9 CP8EF | Endpoint 8 Empty Flag |  |
| 9 | A0 | EP2FF | Endpoint 2 Full Flag |
| 10 | A4 | EP4FF | Endpoint 4 Full Flag |
| 11 | A8 | EP6FF | Endpoint 6 Full Flag |
| 12 | AC | EP8FF | Endpoint 8 Full Flag |
| 13 | B0 | GPIFDONE | GPIF Operation Complete |
| 14 | B4 | GPIFWF | GPIF Waveform |

If Autovectoring is enabled (AV4EN $=1$ in the INTSET-UP register), the FX 2LP substitutes its INT4VEC byte. Therefore, if the high byte ("page") of a jump-table address is preloaded at location 0x0054, the automatically inserted INT4VEC byte at $0 \times 0055$ directs the jump to the correct address out of the 14 addresses within the page. When the ISR occurs, the FX2LP pushes the program counter to its stack then jumps to address $0 \times 0053$, where it expects to find a "jump" instruction to the ISR Interrupt service routine.

### 3.9 Reset and Wakeup

### 3.9.1 Reset Pin

The input pin, RESET\#, resets the FX2LP when asserted. This pin has hysteresis and is active LOW. When a crystal is used with the CY7C680xxA the reset period must enable stabilization of the crystal and the PLL. This reset period must be approximately

5 ms after VCC reaches 3.0 V . If the crystal input pin is driven by a clock signal the internal PLL stabilizes in $200 \mu \mathrm{~s}$ after VCC has reached 3.0 V . ${ }^{[3]}$
Figure 2 on page 7 shows a power on reset condition and a reset applied during operation. A power on reset is defined as the time reset that is asserted while power is being applied to the circuit. A powered reset is when the FX2LP powered on and operating and the RESET\# pin is asserted.
Cypress provides an application note which describes and recommends power on reset implementation. For more information about reset implementation for the FX2 family of products visit http://www.cypress.com.

Note
3. If the external clock is powered at the same time as the CY7C680xxA and has a stabilization wait period, it must be added to the $200 \mu s$.

Figure 2. Reset Timing Plots


Power on Reset
Table 5. Reset Timing Values

| Condition | T $_{\text {RESET }}$ |
| :--- | :---: |
| Power on Reset with Crystal | 5 ms |
| Power on Reset with External <br> Clock | $200 \mu \mathrm{~s}+$ Clock stability time |
| Powered Reset | $200 \mu \mathrm{~s}$ |

### 3.9.2 Wakeup Pins

The 8051 puts itself and the rest of the chip into a power down mode by setting PCON. $0=1$. This stops the oscillator and PLL. When WAKEUP is asserted by external logic the oscillator restarts after the PLL stabilizes, and the 8051 receives a wakeup interrupt. This applies whether or not FX2LP is connected to the USB.
The FX2LP exits the power down (USB suspend) state using one of the following methods:

■ USB bus activity (if D+/D- lines are left floating, noise on these lines may indicate activity to the FX2LP and initiate a wakeup)
■ External logic asserts the WAKEUP pin
■ External logic asserts the PA3/WU2 pin
The second wakeup pin, WU2, can also be configured as a general purpose I/O pin. This enables a simple external R-C network to be used as a periodic wakeup source. WAKEUP is by default active LOW.


### 3.10 Program/Data RAM

### 3.10.1 Size

The FX2LP has 16 KBytes of internal program/data RAM, where PSEN\#/RD\# signals are internally ORed to enable the 8051 to access it as both program and data memory. No USB control registers appear in this space.
Two memory maps are shown in the following diagrams:
Figure 3 on page 8 shows the Internal Code Memory, EA $=0$
Figure 4 on page 9 shows the External Code Memory, EA = 1 .

### 3.10.2 Internal Code Memory, $E A=0$

This mode implements the internal 16 KByte block of RAM (starting at 0 ) as combined code and data memory. When external RAM or ROM is added, the external read and write strobes are suppressed for memory spaces that exist inside the chip. This enables the user to connect a 64 KByte memory without requiring address decodes to keep clear of internal memory spaces.
Only the internal 16 KBytes and scratch pad 0.5 KBytes RAM spaces have the following access:

■ USB download

- USB upload
- Setup data pointer
- $I^{2} \mathrm{C}$ interface boot load.


### 3.10.3 External Code Memory, EA $=1$

The bottom 16 KBytes of program memory is external and therefore the bottom 16 KBytes of internal RAM is accessible only as a data memory.

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Figure 3. Internal Code Memory, EA = 0

*SUDPTR, USB upload/download, $I^{2}$ C interface boot access

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Figure 4. External Code Memory, EA = 1

*SUDPTR, USB upload/download, $I^{2}$ C interface boot access

### 3.11 Register Addresses

| FFFF | 4 KBytes EP2-EP8 buffers ( $8 \times 512$ ) |
| :---: | :---: |
| F000 |  |
| EFFF | 2 KBytes RESERVED |
|  |  |
| E800 |  |
| E7FF | 64 Bytes EP1IN |
| E7C0 |  |
| $\begin{aligned} & \hline \text { E7BF } \\ & \text { E780 } \\ & \hline \end{aligned}$ | 64 Bytes EP1OUT |
| E77F | 64 Bytes EPO IN/OUT |
| E740 |  |
| E73F | 64 Bytes RESERVED |
| E6FF |  |
|  | 8051 Addressable Registers (512) |
| E500 |  |
| E4FF | Reserved (128) |
| E480 |  |
| E47F | 128 bytes GPIF Waveforms |
| E400 |  |
| E3FF E200 | Reserved (512) |
| E1FF |  |
|  | 512 bytes |
|  | 8051 xdata RAM |
| E000 |  |

CY7C68013A, CY7C68014A

### 3.12 Endpoint RAM

3.12.1 Size
$\square 3 \times 64$ bytes (Endpoints 0 and 1)
■ $8 \times 512$ bytes (Endpoints 2, 4, 6, 8)
3.12.2 Organization

- EPO

■ Bidirectional endpoint zero, 64 byte buffer

- EP1IN, EP1OUT

■ 64 byte buffers, bulk or interrupt
■ EP2, 4, 6, 8

- Eight 512 byte buffers, bulk, interrupt, or isochronous. EP4 and EP8 can be double buffered; EP2 and 6 can be either double, triple, or quad buffered. For high speed endpoint configuration options, see Figure 5.


### 3.12.3 Setup Data Buffer

A separate 8 byte buffer at 0xE6B8-0xE6BF holds the setup data from a CONTROL transfer.

### 3.12.4 Endpoint Configurations (High Speed Mode)

Endpoints 0 and 1 are the same for every configuration. Endpoint 0 is the only CONTROL endpoint, and endpoint 1 can be either BULK or INTERRUPT.
The endpoint buffers can be configured in any 1 of the 12 configurations shown in the vertical columns. When operating in the full speed BULK mode only the first 64 bytes of each buffer are used. For example, in high speed, the max packet size is 512 bytes but in full speed it is 64 bytes. Even though a buffer is configured to a 512 byte buffer, in full speed only the first 64 bytes are used. The unused endpoint buffer space is not available for other operations. An example endpoint configuration is the EP2-1024 double buffered; EP6-512 quad buffered (column 8).

Figure 5. Endpoint Configuration


### 3.12.5 Default Full Speed Alternate Settings

Table 6. Default Full Speed Alternate Settings ${ }^{[4,5]}$

| Alternate Setting | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| :--- | :---: | :--- | :--- | :--- |
| ep0 | 64 | 64 | 64 | 64 |
| ep1out | 0 | 64 bulk | 64 int | 64 int |
| ep1in | 0 | 64 bulk | 64 int | 64 int |
| ep2 | 0 | 64 bulk out $(2 \times)$ | 64 int out $(2 \times)$ | 64 iso out $(2 \times)$ |
| ep4 | 0 | 64 bulk out $(2 \times)$ | 64 bulk out $(2 \times)$ | 64 bulk out $(2 \times)$ |
| ep6 | 0 | 64 bulk in $(2 \times)$ | 64 int in $(2 \times)$ | 64 iso in $(2 \times)$ |
| ep8 | 0 | 64 bulk in $(2 \times)$ | 64 bulk in $(2 \times)$ | 64 bulk in $(2 \times)$ |

### 3.12.6 Default High Speed Alternate Settings

Table 7. Default High Speed Alternate Settings ${ }^{[4,5]}$

| Alternate Setting | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| :--- | :--- | :--- | :--- | :--- |
| ep0 | 64 | 64 | 64 | 64 |
| ep1out | 0 | 512 bulk $^{[6]}$ | 64 int | 64 int |
| ep1in | 0 | 512 bulk $^{[6]}$ | 64 int | 64 int |
| ep2 | 0 | 512 bulk out $(2 \times)$ | 512 int out $(2 \times)$ | 512 iso out $(2 \times)$ |
| ep4 | 0 | 512 bulk out $(2 \times)$ | 512 bulk out $(2 \times)$ | 512 bulk out $(2 \times)$ |
| ep6 | 0 | 512 bulk in $(2 \times)$ | 512 int in $(2 \times)$ | 512 iso in $(2 \times)$ |
| ep8 | 0 | 512 bulk in $(2 \times)$ | 512 bulk in $(2 \times)$ | 512 bulk in $(2 \times)$ |

### 3.13 External FIFO Interface

### 3.13.1 Architecture

The FX2LP slave FIFO architecture has eight 512 byte blocks in the endpoint RAM that directly serve as FIFO memories and are controlled by FIFO control signals (such as IFCLK, SLCS\#, SLRD, SLWR, SLOE, PKTEND, and flags).
In operation, some of the eight RAM blocks fill or empty from the SIE, while the others are connected to the I/O transfer logic. The transfer logic takes two forms, the GPIF for internally generated control signals and the slave FIFO interface for externally controlled transfers.

### 3.13.2 Master/Slave Control Signals

The FX2LP endpoint FIFOS are implemented as eight physically distinct 256x16 RAM blocks. The 8051/SIE can switch any of the RAM blocks between two domains, the USB (SIE) domain and the 8051-I/O Unit domain. This switching is done virtually instantaneously, giving essentially zero transfer time between "USB FIFOS" and "Slave FIFOS." Because they are physically the same memory no bytes are actually transferred between buffers.
At any given time, some RAM blocks are filling/emptying with USB data under SIE control, while other RAM blocks are available to the 8051, the I/O control unit or both. The RAM blocks operate as single port in the USB domain, and dual port
in the 8051-I/O domain. The blocks can be configured as single, double, triple, or quad buffered as previously shown.
The I/O control unit implements either an internal master ( M for master) or external master (S for Slave) interface.
In Master (M) mode, the GPIF internally controls FIFOADR[1..0] to select a FIFO. The RDY pins (two in the 56-pin package, six in the 100-pin and 128-pin packages) can be used as flag inputs from an external FIFO or other logic if desired. The GPIF can be run from either an internally derived clock or externally supplied clock (IFCLK), at a rate that transfers data up to 96 Megabytes/s (48-MHz IFCLK with 16-bit interface).
In Slave (S) mode, the FX2LP accepts either an internally derived clock or externally supplied clock (IFCLK, max frequency 48 MHz ) and SLCS\#, SLRD, SLWR, SLOE, PKTEND signals from external logic. When using an external IFCLK, the external clock must be present before switching to the external clock with the IFCLKSRC bit. Each endpoint can individually be selected for byte or word operation by an internal configuration bit and a Slave FIFO Output Enable signal SLOE enables data of the selected width. External logic must ensure that the output enable signal is inactive when writing data to a slave FIFO. The slave interface can also operate asynchronously, where the SLRD and SLWR signals act directly as strobes, rather than a clock qualifier as in synchronous mode. The signals SLRD, SLWR, SLOE and PKTEND are gated by the signal SLCS\#.

## Notes

4. "0" means "not implemented."
5. " $2 \times$ " means "double buffered."
6. Even though these buffers are 64 bytes, they are reported as 512 for USB 2.0 compliance. The user must never transfer packets larger than 64 bytes to EP1

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

### 3.13.3 GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for the internally supplied interface clock: 30 MHz and 48 MHz . Alternatively, an externally supplied clock of $5 \mathrm{MHz}-48 \mathrm{MHz}$ feeding the IFCLK pin can be used as the interface clock. IFCLK can be configured to function as an output clock when the GPIF and FIFOs are internally clocked. An output enable bit in the IFCONFIG register turns this clock output off, if desired. Another bit within the IFCONFIG register inverts the IFCLK signal whether internally or externally sourced.

### 3.14 GPIF

The GPIF is a flexible 8-bit or 16-bit parallel interface driven by a user programmable finite state machine. It enables the CY7C68013A/15A to perform local bus mastering and can implement a wide variety of protocols such as ATA interface, printer parallel port, and Utopia.
The GPIF has six programmable control outputs (CTL), nine address outputs (GPIFADRx), and six general-purpose ready inputs (RDY). The data bus width can be 8 or 16 bits. Each GPIF vector defines the state of the control outputs, and determines what state a ready input (or multiple inputs) must be before proceeding. The GPIF vector can be programmed to advance a FIFO to the next data value, advance an address, etc. A sequence of the GPIF vectors make up a single waveform that is executed to perform the desired data move between the FX2LP and the external device.

### 3.14.1 Six Control OUT Signals

The 100-pin and 128-pin packages bring out all six Control Output pins (CTLO-CTL5). The 8051 programs the GPIF unit to define the CTL waveforms. The 56-pin package brings out three of these signals, CTLO-CTL2. CTLx waveform edges can be programmed to make transitions as fast as once per clock (20.8 ns using a $48-\mathrm{MHz}$ clock).

### 3.14.2 Six Ready IN Signals

The 100-pin and 128-pin packages bring out all six Ready inputs (RDY0-RDY5). The 8051 programs the GPIF unit to test the RDY pins for GPIF branching. The 56 -pin package brings out two of these signals, RDY0-1.

### 3.14.3 Nine GPIF Address OUT Signals

Nine GPIF address lines are available in the 100-pin and 128-pin packages, GPIFADR[8..0]. The GPIF address lines enable indexing through up to a 512 byte block of RAM. If more address lines are needed I/O port pins are used.

### 3.14.4 Long Transfer Mode

In the master mode, the 8051 appropriately sets GPIF transaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or GPIFTCBO) for unattended transfers of up to $2^{32}$ transactions. The GPIF automatically throttles data flow to prevent under or overflow until the full number of requested transactions complete. The GPIF decrements the value in these registers to represent the current status of the transaction.

### 3.15 ECC Generation ${ }^{[7]}$

The EZ-USB can calculate ECCs (Error Correcting Codes) on data that passes across its GPIF or Slave FIFO interfaces. There are two ECC configurations: Two ECCs, each calculated over 256 bytes (SmartMedia Standard); and one ECC calculated over 512 bytes.
The ECC can correct any one-bit error or detect any two-bit error.

### 3.15.1 ECC Implementation

The two ECC configurations are selected by the ECCM bit:
ECCM $=0$
Two 3 byte ECCs, each calculated over a 256 byte block of data. This configuration conforms to the SmartMedia Standard.
Write any value to ECCRESET, then pass data across the GPIF or Slave FIFO interface. The ECC for the first 256 bytes of data is calculated and stored in ECC1. The ECC for the next 256 bytes is stored in ECC2. After the second ECC is calculated, the values in the ECCx registers do not change until ECCRESET is written again, even if more data is subsequently passed across the interface.

## ECCM = 1

One 3 byte ECC calculated over a 512 byte block of data.
Write any value to ECCRESET then pass data across the GPIF or Slave FIFO interface. The ECC for the first 512 bytes of data is calculated and stored in ECC1; ECC2 is unused. After the ECC is calculated, the values in ECC1 do not change even if more data is subsequently passed across the interface, till ECCRESET is written again.

### 3.16 USB Uploads and Downloads

The core has the ability to directly edit the data contents of the internal 16 KByte RAM and of the internal 512 byte scratch pad RAM via a vendor specific command. This capability is normally used when soft downloading user code and is available only to and from internal RAM, only when the 8051 is held in reset. The available RAM spaces are 16 KBytes from $0 \times 0000-0 \times 3 F F F$ (code/data) and 512 bytes from 0xE000-0xE1FF (scratch pad data RAM). ${ }^{[8]}$

### 3.17 Autopointer Access

FX2LP provides two identical autopointers. They are similar to the internal 8051 data pointers but with an additional feature: they can optionally increment after every memory access. This capability is available to and from both internal and external RAM. The autopointers are available in external FX2LP registers under control of a mode bit (AUTOPTRSET-UP.0). Using the external FX2LP autopointer access (at 0xE67B - 0xE67C) enables the autopointer to access all internal and external RAM to the part.
Also, the autopointers can point to any FX2LP register or endpoint buffer space. When autopointer access to external memory is enabled, location 0xE67B and 0xE67C in XDATA and code space cannot be used.

## Notes

7. To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation
8. After the data has been downloaded from the host, a "loader" can execute from internal RAM to transfer downloaded data to external memory.

## $3.181^{2} \mathrm{C}$ Controller

FX2LP has one $\mathrm{I}^{2} \mathrm{C}$ port that is driven by two internal controllers, one that automatically operates at boot time to load VID/PID/DID and configuration information, and another that the 8051 uses when running to control external $\mathrm{I}^{2} \mathrm{C}$ devices. The $\mathrm{I}^{2} \mathrm{C}$ port operates in master mode only.

### 3.18.1 $I^{2}$ C Port Pins

The $I^{2} \mathrm{C}$ pins SCL and SDA must have external $2.2 \mathrm{k} \Omega$ pull up resistors even if no EEPROM is connected to the FX2LP. External EEPROM device address pins must be configured properly. See Table 8 for configuring the device address pins.
Table 8. Strap Boot EEPROM Address Lines to These Values

| Bytes | Example EEPROM | A2 | A1 | A0 |
| :--- | :--- | :---: | :---: | :---: |
| 16 | $24 \mathrm{LC} 00^{[9]}$ | N/A | N/A | N/A |
| 128 | 24 LC 01 | 0 | 0 | 0 |
| 256 | 24 LC 02 | 0 | 0 | 0 |
| 4 K | 24 LC 32 | 0 | 0 | 1 |
| 8 K | 24 LC 64 | 0 | 0 | 1 |
| 16 K | 24 LC 128 | 0 | 0 | 1 |

### 3.18.2 $I^{2}$ C Interface Boot Load Access

At power on reset the $I^{2} \mathrm{C}$ interface boot loader loads the VID/PID/DID configuration bytes and up to 16 KBytes of program/data. The available RAM spaces are 16 KBytes from $0 x 0000-0 x 3 F F F$ and 512 bytes from 0xE000-0xE1FF. The 8051 is in reset. $I^{2} \mathrm{C}$ interface boot loads only occur after power on reset.

### 3.18.3 $I^{2}$ C Interface General-Purpose Access

The 8051 can control peripherals connected to the $\mathrm{I}^{2} \mathrm{C}$ bus using the $I^{2} \mathrm{C} T \mathrm{~L}$ and I2DAT registers. FX2LP provides $\mathrm{I}^{2} \mathrm{C}$ master control only, it is never an $\mathrm{I}^{2} \mathrm{C}$ slave.

### 3.19 Compatible with Previous Generation EZ-USB FX2

The EZ-USB FX2LP is form, fit and with minor exceptions functionally compatible with its predecessor, the EZ-USB FX2. This makes for an easy transition for designers wanting to upgrade their systems from the FX2 to the FX2LP. The pinout and package selection are identical and a vast majority of firmware previously developed for the FX2 functions in the FX2LP.
For designers migrating from the FX2 to the FX2LP a change in the bill of material and review of the memory allocation (due to increased internal memory) is required. For more information about migrating from EZ-USB FX2 to EZ-USB FX2LP, see the application note titled Migrating from EZ-USB FX2 to EZ-USB FX2LP available in the Cypress web site.

Table 9. Part Number Conversion Table

| EZ-USB FX2 <br> Part Number | EZ-USB FX2LP <br> Part Number | Package Description |
| :---: | :---: | :--- |
| CY7C68013-56PVC | CY7C68013A-56PVXC or CY7C68014A-56PVXC | 56 -pin SSOP |
| CY7C68013-56PVCT | CY7C68013A-56PVXCT or CY7C68014A-56PVXCT | 56 -pin SSOP - Tape and Reel |
| CY7C68013-56LFC | CY7C68013A-56LFXC or CY7C68014A-56LFXC | 56 -pin QFN |
| CY7C68013-100AC | CY7C68013A-100AXC or CY7C68014A-100AXC | 100-pin TQFP |
| CY7C68013-128AC | CY7C68013A-128AXC or CY7C68014A-128AXC | 128-pin TQFP |

Note
9. This EEPROM does not have address pins.

### 3.20 CY7C68013A/14A and CY7C68015A/16A Differences

CY7C68013A is identical to CY7C68014A in form, fit, and functionality. CY7C68015A is identical to CY7C68016A in form, fit, and functionality. CY7C68014A and CY7C68016A have a lower suspend current than CY7C68013A and CY7C68015A respectively and are ideal for power sensitive battery applications.
CY7C68015A and CY7C68016A are available in 56-pin QFN package only. Two additional GPIO signals are available on the CY7C68015A and CY7C68016A to provide more flexibility when neither IFCLK or CLKOUT are needed in the 56-pin package.
USB developers wanting to convert their FX2 56-pin application to a bus-powered system directly benefit from these additional signals. The two GPIOs give developers the signals they need for the power control circuitry of their bus-powered application without pushing them to a high pincount version of FX2LP.
The CY7C68015A is only available in the 56-pin QFN package
Table 10. CY7C68013A/14A and CY7C68015A/16A Pin Differences

CY7C68013A/CY7C68014A

| IFCLK | PE0 |
| :---: | :---: |
| CLKOUT | PE1 |

## 4. Pin Assignments

Figure 6 on page 15 identifies all signals for the five package types. The following pages illustrate the individual pin diagrams, plus a combination diagram showing which of the full set of signals are available in the 128-pin, 100-pin, and 56-pin packages.
The signals on the left edge of the 56-pin package in Figure 6 on page 15 are common to all versions in the FX2LP family with the noted differences between the CY7C68013A/14A and the CY7C68015A/16A.

Three modes are available in all package versions: Port, GPIF master, and Slave FIFO. These modes define the signals on the right edge of the diagram. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power on default configuration.

The 100-pin package adds functionality to the 56 -pin package by adding these pins:

■ PORTC or alternate GPIFADR[7:0] address signals
■ PORTE or alternate GPIFADR[8] address signal and seven additional 8051 signals

■ Three GPIF Control signals

- Four GPIF Ready signals

■ Nine 8051 signals (two USARTs, three timer inputs, INT4, and INT5\#)

■ BKPT, RD\#, WR\#.
The 128-pin package adds the 8051 address and data buses plus control signals. Note that two of the required signals, RD\# and WR\#, are present in the 100-pin version.
In the 100-pin and 128-pin versions, an 8051 control bit can be set to pulse the RD\# and WR\# pins when the 8051 reads from/writes to PORTC. This feature is enabled by setting PORTCSTB bit in CPUCS register.
Section 10.5 displays the timing diagram of the read and write strobing function on accessing PORTC.

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Figure 6. Signal


CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Figure 7. CY7C68013A/CY7C68014A 128-pin TQFP Pin Assignment


Figure 8. CY7C68013A/CY7C68014A 100-pin TQFP Pin Assignment


Figure 9. CY7C68013A/CY7C68014A 56-pin SSOP Pin Assignment

## CY7C68013A/CY7C68014A

## 56-pin SSOP

|  | O 13 |  |  |
| :---: | :---: | :---: | :---: |
| 1 | PD5/FD13 | PD4/FD12 | 56 |
| 2 | PD6/FD14 | PD3/FD11 | 55 |
| 3 | PD7/FD15 | PD2/FD10 | 54 |
| 4 | GND | PD1/FD9 | 53 |
| 5 | CLKOUT | PD0/FD8 | 52 |
| 6 | VCC | *WAKEUP | 51 |
| 7 | GND | VCC | 50 |
| 8 | RDYO/*SLRD | RESET\# | 49 |
| 9 | RDY1/*SLWR | GND | 48 |
| 10 | AVCC | PA7/*FLAGD/SLCS\# | 47 |
| 11 | XTALOUT | PA6/PKTEND | 46 |
| 12 | XTALIN | PA5/FIFOADR1 | 45 |
| 13 | AGND | PA4/FIFOADR0 | 44 |
| 14 | AVCC | PA3/*WU2 | 43 |
| 15 | DPLUS | PA2/*SLOE | 42 |
| 16 | DMINUS | PA1/INT1\# | 41 |
| 17 | AGND | PA0/INTO\# | 40 |
| 18 | VCC | VCC | 39 |
| 19 | GND | CTL2/*FLAGC | 38 |
| 20 | *IFCLK | CTL1/*FLAGB | 37 |
| 21 | RESERVED | CTLO/*FLAGA | 36 |
| 22 | SCL | GND | 35 |
| 23 | SDA | VCC | 34 |
| 24 | VCC | GND | 33 |
| 25 | PB0/FD0 | PB7/FD7 | 32 |
| 26 | PB1/FD1 | PB6/FD6 | 31 |
| 27 | PB2/FD2 | PB5/FD5 | 30 |
| 28 | PB3/FD3 | PB4/FD4 | 29 |

* denotes programmable polarity

Figure 10. CY7C68013A/14A/15A/16A 56-pin QFN Pin Assignment


* denotes programmable polarity
** denotes CY7C68015A/CY7C68016A pinout

CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A

Figure 11. CY7C68013A 56-pin VFBGA Pin Assignment - Top View


CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

### 4.1 CY7C68013A/15A Pin Descriptions

The FX2LP Pin Descriptions follows. ${ }^{[10]}$
Table 11. FX2LP Pin Descriptions

| $\begin{array}{\|c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{array}{c\|} \hline 100 \\ \text { TQFP } \end{array}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $56 \text { VF- }$ BGA | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 9 | 10 | 3 | 2D | AVCC | Power | N/A | Analog VCC. Connect this pin to 3.3V power source. This signal provides power to the analog section of the chip. |
| 17 | 16 | 14 | 7 | 1D | AVCC | Power | N/A | Analog VCC. Connect this pin to 3.3 V power source. This signal provides power to the analog section of the chip. |
| 13 | 12 | 13 | 6 | 2F | AGND | Ground | N/A | Analog Ground. Connect to ground with as short a path as possible. |
| 20 | 19 | 17 | 10 | 1F | AGND | Ground | N/A | Analog Ground. Connect to ground with as short a path as possible. |
| 19 | 18 | 16 | 9 | 1E | DMINUS | I/O/Z | Z | USB D- Signal. Connect to the USB D- signal. |
| 18 | 17 | 15 | 8 | 2E | DPLUS | I/O/Z | Z | USB D+ Signal. Connect to the USB D+ signal. |
| 94 |  |  |  |  | A0 | Output | L | 8051 Address Bus. This bus is driven at all times. |
| 95 |  |  |  |  | A1 | Output | L | When the 8051 is addressing internal RAM it reflects |
| 96 |  |  |  |  | A2 | Output | L |  |
| 97 |  |  |  |  | A3 | Output | L |  |
| 117 |  |  |  |  | A4 | Output | L |  |
| 118 |  |  |  |  | A5 | Output | L |  |
| 119 |  |  |  |  | A6 | Output | L |  |
| 120 |  |  |  |  | A7 | Output | L |  |
| 126 |  |  |  |  | A8 | Output | L |  |
| 127 |  |  |  |  | A9 | Output | L |  |
| 128 |  |  |  |  | A10 | Output | L |  |
| 21 |  |  |  |  | A11 | Output | L |  |
| 22 |  |  |  |  | A12 | Output | L |  |
| 23 |  |  |  |  | A13 | Output | L |  |
| 24 |  |  |  |  | A14 | Output | L |  |
| 25 |  |  |  |  | A15 | Output | L |  |
| 59 |  |  |  |  | D0 | I/O/Z | Z | 8051 Data Bus. This bidirectional bus is high |
| 60 |  |  |  |  | D1 | I/O/Z | Z | impedance when inactive, input for bus reads, and |
| 61 |  |  |  |  | D2 | I/O/Z | Z | 8051 program and data memory. The data bus is active |
| 62 |  |  |  |  | D3 | I/O/Z | Z | only for external bus accesses, and is driven LOW in |
| 63 |  |  |  |  | D4 | I/O/Z | Z | suspend. |
| 86 |  |  |  |  | D5 | I/O/Z | Z |  |
| 87 |  |  |  |  | D6 | I/O/Z | Z |  |
| 88 |  |  |  |  | D7 | I/O/Z | Z |  |
| 39 |  |  |  |  | PSEN\# | Output | H | Program Store Enable. This active-LOW signal indicates an 8051 code fetch from external memory. It is active for program memory fetches from $0 \times 4000-0 x F F F F$ when the EA pin is LOW, or from $0 \times 0000-0 x F F F F$ when the EA pin is HIGH. |
| Note <br> 10. Unused inputs must not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to ensure signals at power |  |  |  |  |  |  |  |  |

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Table 11. FX2LP Pin Descriptions (continued)

| $\begin{gathered} \hline 128 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $\begin{gathered} 56 \text { VF- } \\ \text { BGA } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 34 | 28 |  |  |  | BKPT | Output | L | Breakpoint. This pin goes active (HIGH) when the 8051 address bus matches the BPADDRH/L registers and breakpoints are enabled in the BREAKPT register (BPEN = 1). If the BPPULSE bit in the BREAKPT register is HIGH, this signal pulses HIGH for eight $12-/ 24-/ 48-\mathrm{MHz}$ clocks. If the BPPULSE bit is LOW, the signal remains HIGH until the 8051 clears the BREAK bit (by writing 1 to it) in the BREAKPT register. |
| 99 | 77 | 49 | 42 | 8B | RESET\# | Input | N/A | Active LOW Reset. Resets the entire chip. See section 3.9 "Reset and Wakeup" on page 6 for more details. |
| 35 |  |  |  |  | EA | Input | N/A | External Access. This pin determines where the 8051 fetches code between addresses $0 \times 0000$ and $0 \times 3 F F F$. If EA $=0$ the 8051 fetches this code from its internal RAM. IF EA $=1$ the 8051 fetches this code from external memory. |
| 12 | 11 | 12 | 5 | 1C | XTALIN | Input | N/A | Crystal Input. Connect this signal to a $24-\mathrm{MHz}$ parallel-resonant, fundamental mode crystal and load capacitor to GND. <br> It is also correct to drive XTALIN with an external $24-\mathrm{MHz}$ square wave derived from another clock source. When driving from an external source, the driving signal should be a 3.3 V square wave. |
| 11 | 10 | 11 | 4 | 2C | XTALOUT | Output | N/A | Crystal Output. Connect this signal to a $24-\mathrm{MHz}$ parallel-resonant, fundamental mode crystal and load capacitor to GND. <br> If an external clock is used to drive XTALIN, leave this pin open. |
| 1 | 100 | 5 | 54 | 2B | CLKOUT on CY7C68013A and CY7C68014A | $0 / Z$ | $12 \mathrm{MHz}$ | CLKOUT: 12-, 24- or 48-MHz clock, phase locked to the $24-\mathrm{MHz}$ input clock. The 8051 defaults to $12-\mathrm{MHz}$ operation. The 8051 may three-state this output by setting CPUCS. $1=1$. |
|  |  |  |  |  | PE1 on CY7C68015A and CY7C68016A | I/O/Z | 1 | PE1 is a bidirectional I/O port pin. |
| Port A |  |  |  |  |  |  |  |  |
| 82 | 67 | 40 | 33 | 8G | PA0 or INTO\# | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PAO) } \end{gathered}$ | Multiplexed pin whose function is selected by PORTACFG. 0 <br> PAO is a bidirectional I/O port pin. <br> INTO\# is the active-LOW 8051 INT0 interrupt input signal, which is either edge triggered (ITO = 1) or level triggered ( $\mathrm{ITO}=0$ ). |
| 83 | 68 | 41 | 34 | 6G | PA1 or INT1\# | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PA1) } \end{gathered}$ | Multiplexed pin whose function is selected by: PORTACFG. 1 <br> PA1 is a bidirectional I/O port pin. <br> INT1\# is the active-LOW 8051 INT1 interrupt input signal, which is either edge triggered (IT1 = 1) or level triggered (IT1 = 0). |
| 84 | 69 | 42 | 35 | 8F | PA2 or SLOE or | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PA2) } \end{gathered}$ | Multiplexed pin whose function is selected by two bits: IFCONFIG[1:0]. <br> PA2 is a bidirectional I/O port pin. <br> SLOE is an input-only output enable with programmable polarity (FIFOPINPOLAR.4) for the slave FIFOs connected to FD[7..0] or FD[15..0]. |

Table 11. FX2LP Pin Descriptions (continued)

| $\begin{gathered} \hline 128 \\ \text { TQFP } \end{gathered}$ | $\begin{array}{\|c\|} \hline 100 \\ \text { TQFP } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 56 \\ \text { SSOP } \end{array}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $56 \text { VF- }$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 85 | 70 | 43 | 36 | 7F | PA3 or WU2 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PA3) } \end{gathered}$ | Multiplexed pin whose function is selected by: WAKEUP. 7 and OEA. 3 <br> PA3 is a bidirectional I/O port pin. WU2 is an alternate source for USB Wakeup, enabled by WU2EN bit (WAKEUP.1) and polarity set by WU2POL (WAKEUP.4). If the 8051 is in suspend and WU2EN $=1$, a transition on this pin starts up the oscillator and interrupts the 8051 to enable it to exit the suspend mode. Asserting this pin inhibits the chip from suspending, if WU2EN $=1$. |
| 89 | 71 | 44 | 37 | 6F | PA4 or FIFOADR0 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PA4) } \end{gathered}$ | Multiplexed pin whose function is selected by: IFCONFIG[1..0]. <br> PA4 is a bidirectional I/O port pin. <br> FIFOADR0 is an input-only address select for the slave FIFOs connected to FD[7..0] or FD[15..0]. |
| 90 | 72 | 45 | 38 | 8C | PA5 or FIFOADR1 | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PA5) } \end{gathered}$ | Multiplexed pin whose function is selected by: IFCONFIG[1..0]. <br> PA5 is a bidirectional I/O port pin. <br> FIFOADR1 is an input-only address select for the slave FIFOs connected to FD[7..0] or FD[15..0]. |
| 91 | 73 | 46 | 39 | 7C | PA6 or PKTEND | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PA6) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] bits. <br> PA6 is a bidirectional I/O port pin. <br> PKTEND is an input used to commit the FIFO packet data to the endpoint and whose polarity is programmable via FIFOPINPOLAR.5. |
| 92 | 74 | 47 | 40 | 6C | PA7 or FLAGD or SLCS\# | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PA7) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and PORTACFG. 7 bits. <br> PA7 is a bidirectional I/O port pin. <br> FLAGD is a programmable slave-FIFO output status flag signal. <br> SLCS\# gates all other slave FIFO enable/strobes |
| Port B |  |  |  |  |  |  |  |  |
| 44 | 34 | 25 | 18 | 3H | $\begin{aligned} & \mathrm{PB0} \text { or } \\ & \mathrm{FD[0]} \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ (\mathrm{PBO}) \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PBO is a bidirectional I/O port pin. FD[0] is the bidirectional FIFO/GPIF data bus. |
| 45 | 35 | 26 | 19 | 4F | $\begin{aligned} & \text { PB1 or } \\ & \text { FD[1] } \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PB1) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB1 is a bidirectional I/O port pin. FD[1] is the bidirectional FIFO/GPIF data bus. |
| 46 | 36 | 27 | 20 | 4H | $\begin{aligned} & \mathrm{PB} 2 \text { or } \\ & \text { FD[2] } \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PB2) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB2 is a bidirectional I/O port pin. <br> FD[2] is the bidirectional FIFO/GPIF data bus. |
| 47 | 37 | 28 | 21 | 4G | $\begin{aligned} & \text { PB3 or } \\ & \text { FD[3] } \end{aligned}$ | I/O/Z | $\begin{gathered} \text { 1 } \\ \text { (PB3) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB3 is a bidirectional I/O port pin. <br> FD[3] is the bidirectional FIFO/GPIF data bus. |
| 54 | 44 | 29 | 22 | 5H | $\begin{array}{\|l} \mathrm{PB} 4 \text { or } \\ \text { FD[4] } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB4) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB4 is a bidirectional I/O port pin. FD[4] is the bidirectional FIFO/GPIF data bus. |

Table 11. FX2LP Pin Descriptions (continued)

| $\begin{gathered} 128 \\ \text { TQFP } \end{gathered}$ | $\begin{array}{\|c\|} \hline 100 \\ \text { TQFP } \end{array}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $\begin{gathered} 56 \text { VF- } \\ \text { BGA } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 55 | 45 | 30 | 23 | 5G | $\begin{aligned} & \text { PB5 or } \\ & \text { FD[5] } \end{aligned}$ | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PB5) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB5 is a bidirectional I/O port pin. FD[5] is the bidirectional FIFO/GPIF data bus. |
| 56 | 46 | 31 | 24 | 5F | $\begin{aligned} & \mathrm{PB6} \text { or } \\ & \mathrm{FD[6]} \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PB6) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB6 is a bidirectional I/O port pin. FD[6] is the bidirectional FIFO/GPIF data bus. |
| 57 | 47 | 32 | 25 | 6 H | $\begin{array}{\|l} \hline \mathrm{PB7} \text { or } \\ \mathrm{FD}[7] \end{array}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PB7) } \end{gathered}$ | Multiplexed pin whose function is selected by the following bits: IFCONFIG[1..0]. <br> PB7 is a bidirectional I/O port pin. FD[7] is the bidirectional FIFO/GPIF data bus. |
| PORT C |  |  |  |  |  |  |  |  |
| 72 | 57 |  |  |  | $\begin{aligned} & \text { PC0 or } \\ & \text { GPIFADR0 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 0) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 0 <br> PCO is a bidirectional I/O port pin. <br> GPIFADR0 is a GPIF address output pin. |
| 73 | 58 |  |  |  | PC1 or GPIFADR1 | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 1) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 1 <br> PC1 is a bidirectional I/O port pin. GPIFADR1 is a GPIF address output pin. |
| 74 | 59 |  |  |  | PC2 or GPIFADR2 | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 2) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 2 <br> PC2 is a bidirectional I/O port pin. GPIFADR2 is a GPIF address output pin. |
| 75 | 60 |  |  |  | PC3 or GPIFADR3 | I/O/Z | $\begin{gathered} 1 \\ (\mathrm{PC} 3) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 3 <br> PC3 is a bidirectional I/O port pin. GPIFADR3 is a GPIF address output pin. |
| 76 | 61 |  |  |  | $\begin{aligned} & \hline \text { PC4 or } \\ & \text { GPIFADR4 } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 4) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 4 <br> PC4 is a bidirectional I/O port pin. GPIFADR4 is a GPIF address output pin. |
| 77 | 62 |  |  |  | PC5 or GPIFADR5 | I/O/Z | $\begin{gathered} 1 \\ (P C 5) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 5 <br> PC5 is a bidirectional I/O port pin. GPIFADR5 is a GPIF address output pin. |
| 78 | 63 |  |  |  | PC6 or GPIFADR6 | I/O/Z | $\begin{gathered} 1 \\ (P C 6) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 6 <br> PC6 is a bidirectional I/O port pin. GPIFADR6 is a GPIF address output pin. |
| 79 | 64 |  |  |  | PC7 or GPIFADR7 | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PC} 7) \end{gathered}$ | Multiplexed pin whose function is selected by PORTCCFG. 7 <br> PC7 is a bidirectional I/O port pin. GPIFADR7 is a GPIF address output pin. |
| PORT D |  |  |  |  |  |  |  |  |
| 102 | 80 | 52 | 45 | 8A | $\begin{aligned} & \mathrm{PDO} \text { or } \\ & \text { FD[8] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PDO) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[8] is the bidirectional FIFO/GPIF data bus. |
| 103 | 81 | 53 | 46 | 7A | $\begin{aligned} & \text { PD1 or } \\ & \text { FD[9] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD1) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[9] is the bidirectional FIFO/GPIF data bus. |

Table 11. FX2LP Pin Descriptions (continued)

| $\begin{array}{c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{array}{c\|} \hline 100 \\ \text { TQFP } \end{array}$ | $\begin{array}{\|c\|} \hline 56 \\ \text { SSOP } \end{array}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $\begin{gathered} 56 \text { VF- } \\ \text { BGA } \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 104 | 82 | 54 | 47 | 6B | $\begin{aligned} & \hline \text { PD2 or } \\ & \text { FD[10] } \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ (P D 2) \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[10] is the bidirectional FIFO/GPIF data bus. |
| 105 | 83 | 55 | 48 | 6A | $\begin{aligned} & \text { PD3 or } \\ & \text { FD[11] } \end{aligned}$ | I/O/Z | $\begin{gathered} 1 \\ \text { (PD3) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[11] is the bidirectional FIFO/GPIF data bus. |
| 121 | 95 | 56 | 49 | 3B | $\begin{array}{\|l} \hline \text { PD4 or } \\ \text { FD[12] } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD4) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[12] is the bidirectional FIFO/GPIF data bus. |
| 122 | 96 | 1 | 50 | 3A | $\begin{aligned} & \hline \text { PD5 or } \\ & \text { FD[13] } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD5) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[13] is the bidirectional FIFO/GPIF data bus. |
| 123 | 97 | 2 | 51 | 3C | $\begin{array}{\|l} \hline \text { PD6 or } \\ \text { FD[14] } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD6) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[14] is the bidirectional FIFO/GPIF data bus. |
| 124 | 98 | 3 | 52 | 2A | $\begin{array}{\|l} \hline \text { PD7 or } \\ \text { FD[15] } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD7) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1..0] and EPxFIFOCFG. 0 (wordwide) bits. FD[15] is the bidirectional FIFO/GPIF data bus. |
| Port E |  |  |  |  |  |  |  |  |
| 108 | 86 |  |  |  | $\begin{aligned} & \text { PEO or } \\ & \text { TOOUT } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PEO}) \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 0 bit. <br> PEO is a bidirectional I/O port pin. <br> TOOUT is an active-HIGH signal from 8051 <br> Timer-counter0. TOOUT outputs a high level for one CLKOUT clock cycle when Timer0 overflows. If Timer0 is operated in Mode 3 (two separate timer/counters), TOOUT is active when the low byte timer/counter overflows. |
| 109 | 87 |  |  |  | PE1 or T1OUT | I/O/Z | $\begin{gathered} \mathrm{I} \\ (\mathrm{PE} 1) \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 1 bit. <br> PE1 is a bidirectional I/O port pin. <br> T1OUT is an active-HIGH signal from 8051 <br> Timer-counter1. T1OUT outputs a high level for one CLKOUT clock cycle when Timer1 overflows. If Timer1 is operated in Mode 3 (two separate timer/counters), T1OUT is active when the low byte timer/counter overflows. |
| 110 | 88 |  |  |  | $\begin{aligned} & \hline \text { PE2 or } \\ & \text { T2OUT } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE2) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 2 bit. <br> PE2 is a bidirectional I/O port pin. <br> T2OUT is the active-HIGH output signal from 8051 Timer2. T2OUT is active (HIGH) for one clock cycle when Timer/Counter 2 overflows. |
| 111 | 89 |  |  |  | $\begin{aligned} & \hline \text { PE3 or } \\ & \text { RXD0OUT } \end{aligned}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE3) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 3 bit. <br> PE3 is a bidirectional I/O port pin. <br> RXD0OUT is an active-HIGH signal from 8051 UARTO. If RXDOOUT is selected and UARTO is in Mode 0 , this pin provides the output data for UARTO only when it is in sync mode. Otherwise it is a 1. |

Table 11. FX2LP Pin Descriptions (continued)

| $\begin{array}{c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{array}{\|c\|} \hline 100 \\ \text { TQFP } \\ \hline \end{array}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $56 \text { VF- }$ BGA | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 112 | 90 |  |  |  | $\begin{array}{\|l\|} \hline \text { PE4 or } \\ \text { RXD1OUT } \end{array}$ | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE4) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 4 bit. <br> PE4 is a bidirectional I/O port pin. <br> RXD1OUT is an active-HIGH output from 8051 UART1. <br> When RXD1OUT is selected and UART1 is in Mode 0, this pin provides the output data for UART1 only when it is in sync mode. In Modes 1, 2, and 3, this pin is HIGH. |
| 113 | 91 |  |  |  | PE5 or <br> INT6 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE5) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 5 bit. <br> PE5 is a bidirectional I/O port pin. <br> INT6 is the 8051 INT6 interrupt request input signal. The INT6 pin is edge-sensitive, active HIGH. |
| 114 | 92 |  |  |  | $\begin{aligned} & \text { PE6 or } \\ & \text { T2EX } \end{aligned}$ | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PE6) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 6 bit. <br> PE6 is a bidirectional I/O port pin. <br> T2EX is an active-HIGH input signal to the 8051 Timer2. T2EX reloads timer 2 on its falling edge. T2EX is active only if the EXEN2 bit is set in T2CON. |
| 115 | 93 |  |  |  | PE7 or GPIFADR8 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PE7) } \end{gathered}$ | Multiplexed pin whose function is selected by the PORTECFG. 7 bit. <br> PE7 is a bidirectional I/O port pin. <br> GPIFADR8 is a GPIF address output pin. |


| 4 | 3 | 8 | 1 | 1AA | RDY0 or <br> SLRD | Input | N/A | Multiplexed pin whose function is selected by the <br> following bits: <br> IFCONFIG[1..0]. <br> RDY0 is a GPIF input signal. <br> SLRD is the input-only read strobe with programmable <br> polarity (FIFOPINPOLAR.3) for the slave FIFOs <br> connected to FD[7..0] or FD[15..0]. |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :--- |
| 5 | 4 | 9 | 2 | 1B |  |  | RDY1 or <br> SLWR | Input |

Table 11. FX2LP Pin Descriptions (continued)

| $\begin{array}{\|c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $56 \text { VF- }$ BGA | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 70 | 55 | 37 | 30 | 7G | CTL1 or FLAGB | O/Z | H | Multiplexed pin whose function is selected by the following bits: <br> IFCONFIG[1..0]. <br> CTL1 is a GPIF control output. <br> FLAGB is a programmable slave-FIFO output status flag signal. <br> Defaults to FULL for the FIFO selected by the FIFOADR[1:0] pins. |
| 71 | 56 | 38 | 31 | 8H | $\begin{aligned} & \hline \text { CTL2 or } \\ & \text { FLAGC } \end{aligned}$ | O/Z | H | Multiplexed pin whose function is selected by the following bits: <br> IFCONFIG[1..0]. <br> CTL2 is a GPIF control output. <br> FLAGC is a programmable slave-FIFO output status flag signal. <br> Defaults to EMPTY for the FIFO selected by the FIFOADR[1:0] pins. |
| 66 | 51 |  |  |  | CTL3 | O/Z | H | CTL3 is a GPIF control output. |
| 67 | 52 |  |  |  | CTL4 | Output | H | CTL4 is a GPIF control output. |
| 98 | 76 |  |  |  | CTL5 | Output | H | CTL5 is a GPIF control output. |
| 32 | 26 | 20 | 13 | 2G | IFCLK on <br> CY7C68013A and CY7C68014A | $\mathrm{I} / \mathrm{O} / \mathrm{Z}$ | Z | Interface Clock, used for synchronously clocking data into or out of the slave FIFOs. IFCLK also serves as a timing reference for all slave FIFO control signals and GPIF. When internal clocking is used (IFCONFIG. $7=1$ ) the IFCLK pin can be configured to output $30 / 48 \mathrm{MHz}$ by bits IFCONFIG. 5 and IFCONFIG.6. IFCLK may be inverted, whether internally or externally sourced, by setting the bit IFCONFIG. $4=1$. |
|  |  |  |  |  | $\begin{aligned} & \text { PE0 on } \\ & \text { CY7C68015A } \\ & \text { and } \\ & \text { CY7C68016A } \end{aligned}$ | I/O/Z | I | PEO is a bidirectional I/O port pin. |
| 28 | 22 |  |  |  | INT4 | Input | N/A | INT4 is the 8051 INT4 interrupt request input signal. The INT4 pin is edge-sensitive, active HIGH. |
| 106 | 84 |  |  |  | INT5\# | Input | N/A | INT5\# is the 8051 INT5 interrupt request input signal. The INT5 pin is edge-sensitive, active LOW. |
| 31 | 25 |  |  |  | T2 | Input | N/A | T2 is the active-HIGH T2 input signal to 8051 Timer2, which provides the input to Timer2 when C/T2 $=1$. When C/T2 $=0$, Timer2 does not use this pin. |
| 30 | 24 |  |  |  | T1 | Input | N/A | T1 is the active-HIGH T1 signal for 8051 Timer1, which provides the input to Timer1 when C/T1 is 1 . When C/T1 is 0 , Timer 1 does not use this bit. |
| 29 | 23 |  |  |  | T0 | Input | N/A | TO is the active-HIGH T0 signal for 8051 Timer0, which provides the input to Timer0 when C/T0 is 1 . When C/T0 is 0 , Timer0 does not use this bit. |
| 53 | 43 |  |  |  | RXD1 | Input | N/A | RXD1is an active-HIGH input signal for 8051 UART1, which provides data to the UART in all modes. |
| 52 | 42 |  |  |  | TXD1 | Output | H | TXD1 is an active-HIGH output pin from 8051 UART1, which provides the output clock in sync mode, and the output data in async mode. |
| 51 | 41 |  |  |  | RXD0 | Input | N/A | RXD0 is the active-HIGH RXD0 input to 8051 UART0, which provides data to the UART in all modes. |

Table 11. FX2LP Pin Descriptions (continued)

| $\begin{array}{c\|} \hline 128 \\ \text { TQFP } \end{array}$ | $\begin{gathered} 100 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { SSOP } \end{gathered}$ | $\begin{gathered} 56 \\ \text { QFN } \end{gathered}$ | $\begin{gathered} 56 \mathrm{VF}- \\ \mathrm{BGA} \end{gathered}$ | Name | Type | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 50 | 40 |  |  |  | TXD0 | Output | H | TXD0 is the active-HIGH TXD0 output from 8051 UART0, which provides the output clock in sync mode, and the output data in async mode. |
| 42 |  |  |  |  | CS\# | Output | H | CS\# is the active-LOW chip select for external memory. |
| 41 | 32 |  |  |  | WR\# | Output | H | WR\# is the active-LOW write strobe output for external memory. |
| 40 | 31 |  |  |  | RD\# | Output | H | RD\# is the active-LOW read strobe output for external memory. |
| 38 |  |  |  |  | OE\# | Output | H | OE\# is the active-LOW output enable for external memory. |
|  |  |  |  |  |  |  |  |  |
| 33 | 27 | 21 | 14 | 2 H | Reserved | Input | N/A | Reserved. Connect to ground. |
|  |  |  |  |  |  |  |  |  |
| 101 | 79 | 51 | 44 | 7B | WAKEUP | Input | N/A | USB Wakeup. If the 8051 is in suspend, asserting this pin starts up the oscillator and interrupts the 8051 to enable it to exit the suspend mode. Holding WAKEUP asserted inhibits the EZ-USB ${ }^{\circledR}$ chip from suspending. This pin has programmable polarity (WAKEUP.4). |
| 36 | 29 | 22 | 15 | 3F | SCL | OD | Z | Clock for the ${ }^{2} \mathrm{C}$ interface. Connect to VCC with a 2.2 K resistor, even if no $I^{2} \mathrm{C}$ peripheral is attached. |
| 37 | 30 | 23 | 16 | 3G | SDA | OD | Z | Data for $I^{2} \mathrm{C}$-compatible interface. Connect to VCC with a 2.2 K resistor, even if no $\mathrm{I}^{2} \mathrm{C}$-compatible peripheral is attached. |
|  |  |  |  |  |  |  |  |  |
| 2 | 1 | 6 | 55 | 5A | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 26 | 20 | 18 | 11 | 1G | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 43 | 33 | 24 | 17 | 7E | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 48 | 38 |  |  |  | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 64 | 49 | 34 | 27 | 8E | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 68 | 53 |  |  |  | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 81 | 66 | 39 | 32 | 5C | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 100 | 78 | 50 | 43 | 5B | VCC | Power | N/A | VCC. Connect to 3.3V power source. |
| 107 | 85 |  |  |  | VCC | Power | N/A | VCC. Connect to 3.3V power source. |


| 3 | 2 | 7 | 56 | 4 B | GND | Ground | N/A | Ground. |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :--- |
| 27 | 21 | 19 | 12 | 1 H | GND | Ground | N/A | Ground. |
| 49 | 39 |  |  |  | GND | Ground | N/A | Ground. |
| 58 | 48 | 33 | 26 | 7 D | GND | Ground | N/A | Ground. |
| 65 | 50 | 35 | 28 | 8D | GND | Ground | N/A | Ground. |
| 80 | 65 |  |  |  | GND | Ground | N/A | Ground. |
| 93 | 75 | 48 | 41 | 4 C | GND | Ground | N/A | Ground. |
| 116 | 94 |  |  |  | GND | Ground | N/A | Ground. |
| 125 | 99 | 4 | 53 | $4 A$ | GND | Ground | N/A | Ground. |
|  |  |  |  |  |  |  |  |  |
| 14 | 13 |  |  |  | NC | N/A | N/A | No Connect. This pin must be left open. |
| 15 | 14 |  |  |  | NC | N/A | N/A | No Connect. This pin must be left open. |
| 16 | 15 |  |  |  | NC | N/A | N/A | No Connect. This pin must be left open. |

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

## 5. Register Summary

FX2LP register bit definitions are described in the FX2LP TRM in greater detail.
Table 12. FX2LP Register Summary

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GPIF Waveform Memories |  |  |  |  |  |  |  |  |  |  |  |
| E400 | 128 | WAVEDATA | GPIF Waveform <br> Descriptor $0,1,2,3$ data | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E480 | 128 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | GENERAL CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |
| E50D |  | GPCR2 | General Purpose Configuration Register 2 | reserved | reserved | reserved | $\begin{aligned} & \text { FULL_SPEE } \\ & \text { D_ONLY } \end{aligned}$ | reserved | reserved | reserved | reserved | 00000000 | R |
| E600 | 1 | CPUCS | CPU Control \& Status | 0 | 0 | PORTCSTB | CLKSPD1 | CLKSPD0 | CLKINV | CLKOE | 8051RES | 00000010 | rrbbbbbr |
| E601 | 1 | IFCONFIG | $\begin{array}{l}\text { Interface Configuration } \\ \text { (Ports, GPIF, slave FIFOs) }\end{array}$ | IFCLKSRC | 3048MHZ | IFCLKOE | IFCLKPOL | ASYNC | GSTATE | IFCFG1 | IFCFG0 | 10000000 | RW |
| E602 | 1 | PINFLAGSAB ${ }^{\text {[1]1] }}$ | Slave FIFO FLAGA and FLAGB Pin Configuration | FLAGB3 | FLAGB2 | FLAGB1 | FLAGB0 | FLAGA3 | FLAGA2 | FLAGA1 | FLAGAO | 00000000 | RW |
| E603 | 1 | PINFLAGSCD ${ }^{111]}$ | Slave FIFO FLAGC and FLAGD Pin Configuration | FLAGD3 | FLAGD2 | FLAGD1 | FLAGD0 | FLAGC3 | FLAGC2 | FLAGC1 | FLAGC0 | 00000000 | RW |
| E604 | 1 | FIFORESET ${ }^{[11]}$ | Restore FIFOS to default state | NAKALL | 0 | 0 | 0 | EP3 | EP2 | EP1 | EP0 | xxxxxxxx | W |
| E605 | 1 | BREAKPT | Breakpoint Control | 0 | 0 | 0 | 0 | BREAK | BPPULSE | BPEN | 0 | 00000000 | rrrbbbr |
| E606 | 1 | BPADDRH | Breakpoint Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | xxxxxxxx | RW |
| E607 | 1 | BPADDRL | Breakpoint Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | xxxxxxxx | RW |
| E608 | 1 | UART230 | 230 Kbaud internally generated ref. clock | 0 | 0 | 0 | 0 | 0 | 0 | 230UART1 | 230UART0 | 00000000 | rrrrrbb |
| E609 | 1 | FIFOPINPOLAR ${ }^{[1]}$ | Slave FIFO Interface pins polarity | 0 | 0 | PKTEND | SLOE | SLRD | SLWR | EF | FF | 00000000 | rrbbbbbb |
| E60A | 1 | REVID | Chip Revision | rv7 | rv6 | rv5 | rv4 | rv3 | rv2 | rv1 | rv0 | $\begin{array}{\|l\|} \hline \text { RevA } \\ 00000001 \end{array}$ | R |
| E60B | 1 | REVCTL ${ }^{[11]}$ | Chip Revision Control | 0 | 0 | 0 | 0 | 0 | 0 | dyn_out | enh_pkt | 00000000 | rrrrrrbb |
|  |  | UDMA |  |  |  |  |  |  |  |  |  |  |  |
| E60C | 1 | GPIFHOLDAMOUNT | MSTB Hold Time (for UDMA) | 0 | 0 | 0 | 0 | 0 | 0 | HOLDTIME1 | HOLDTIMEO | 00000000 | rrrrrbb |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINT CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |
| E610 | 1 | EP10UTCFG | Endpoint 1-OUT Configuration | VALID | 0 | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | brbbrrrr |
| E611 | 1 | EP1INCFG | Endpoint 1-IN Configuration | VALID | 0 | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | brbbrrrr |
| E612 | 1 | EP2CFG | Endpoint 2 Configuration | VALID | DIR | TYPE1 | TYPE0 | SIZE | 0 | BUF1 | BUFO | 10100010 | bbbbbrbb |
| E613 | 1 | EP4CFG | Endpoint 4 Configuration | VALID | DIR | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | bbbbrrrr |
| E614 | 1 | EP6CFG | Endpoint 6 Configuration | VALID | DIR | TYPE1 | TYPE0 | SIZE | 0 | BUF1 | BUFO | 11100010 | bbbbbrbb |
| E615 | 1 | EP8CFG | Endpoint 8 Configuration | VALID | DIR | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 11100000 | bbbbrrrr |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E618 | 1 | EP2FIFOCFG ${ }^{[11]}$ | Endpoint 2 / slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | bbbbbrb |
| E619 | 1 | EP4FIFOCFG ${ }^{[11]}$ | Endpoint 4 / slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61A | 1 | EP6FIFOCFG ${ }^{[11]}$ | Endpoint 6 / slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61B | 1 | EP8FIFOCFG ${ }^{[11]}$ | Endpoint 8/ slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61C | 4 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E620 | 1 | EP2AUTOINLENH ${ }^{111}$ | Endpoint 2 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | PL10 | PL9 | PL8 | 00000010 | \|rrrrbbb |
| E621 | 1 | EP2AUTOINLENL ${ }^{[1] 1}$ | $\begin{aligned} & \text { Endpoint } 2 \text { AUTOIN } \\ & \text { Packet Length L } \end{aligned}$ | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | 00000000 | RW |
| E622 | 1 | EP4AUTOINLENH ${ }^{[17]}$ | Endpoint 4 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | 0 | PL9 | PL8 | 00000010 | \|rrrrrbb |
| E623 | 1 | EP4AUTOINLENL ${ }^{[1]]}$ | Endpoint 4 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | 00000000 | RW |
| E624 | 1 | EP6AUTOINLENH ${ }^{\text {[1] }}$ | Endpoint 6 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | PL10 | PL9 | PL8 | 00000010 | rrrrbbb |
| E625 | 1 | EP6AUTOINLENL ${ }^{[1]}$ | Endpoint 6 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E626 | 1 | EP8AUTOINLENH ${ }^{[11]}$ | Endpoint 8 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | 0 | PL9 | PL8 | 00000010 | rrrrrrbb |
| E627 | 1 | EP8AUTOINLENL ${ }^{[11]}$ | Endpoint 8 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | 00000000 | RW |
| E628 | 1 | ECCCFG | ECC Configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ECCM | 00000000 | rrrrrrrb |
| E629 | 1 | ECCRESET | ECC Reset | x | x | x | x | x | x | x | x | 00000000 | W |
| E62A | 1 | ECC1B0 | ECC1 Byte 0 Address | LINE15 | LINE14 | LINE13 | LINE12 | LINE11 | LINE10 | LINE9 | LINE8 | 00000000 | R |

Note
11. Read and writes to these registers may require synchronization delay, see Technical Reference Manual for "Synchronization Delay."

Table 12. FX2LP Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E62B | 1 | ECC1B1 | ECC1 Byte 1 Address | LINE7 | LINE6 | LINE5 | LINE4 | LINE3 | LINE2 | LINE1 | LINEO | 00000000 | R |
| E62C | 1 | ECC1B2 | ECC1 Byte 2 Address | COL5 | COL4 | COL3 | COL2 | COL1 | COLO | LINE17 | LINE16 | 00000000 | R |
| E62D | 1 | ECC2B0 | ECC2 Byte 0 Address | LINE15 | LINE14 | LINE13 | LINE12 | LINE11 | LINE10 | LINE9 | LINE8 | 00000000 | R |
| E62E | 1 | ECC2B1 | ECC2 Byte 1 Address | LINE7 | LINE6 | LINE5 | LINE4 | LINE3 | LINE2 | LINE1 | LINE0 | 00000000 | R |
| E62F | 1 | ECC2B2 | ECC2 Byte 2 Address | COL5 | COL4 | COL3 | COL2 | COL1 | COLO | 0 | 0 | 00000000 | R |
| $\begin{aligned} & \text { E630 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP2FIFOPFH ${ }^{[1]}$ | Endpoint 2 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | $\begin{aligned} & \text { IN:PKTS[2] } \\ & \text { OUT:PFC12 } \end{aligned}$ | $\begin{aligned} & \text { IN:PKTS[1] } \\ & \text { OUT:PFC11 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { IN:PKTS[0] } \\ \text { OUT:PFC10 } \end{array}$ | 0 | PFC9 | PFC8 | 10001000 | bbbbbrbb |
| $\begin{array}{\|l\|} \hline \text { E630 } \\ \text { F.S. } \end{array}$ | 1 | EP2FIFOPFH ${ }^{[1]}$ | Endpoint 2 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | OUT:PFC12 | OUT:PFC11 | OUT:PFC10 | 0 | PFC9 | $\begin{aligned} & \text { IN:PKTS[2] } \\ & \text { OUT:PFC8 } \end{aligned}$ | 10001000 | bbbbbrbb |
| $\begin{aligned} & \hline \text { E631 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP2FIFOPFL ${ }^{[11]}$ | Endpoint 2 / slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{aligned} & \hline \text { E631 } \\ & \text { F.S } \end{aligned}$ | 1 | EP2FIFOPFL ${ }^{[1]}$ | Endpoint 2 / slave FIFO Programmable Flag L | IN:PKTS[1] OUT:PFC7 | $\begin{array}{\|l\|l\|} \hline \text { IN:PKTS[0] } \\ \text { OUT:PFC6 } \end{array}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{aligned} & \hline \text { E632 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP4FIFOPFH ${ }^{[1]}$ | Endpoint 4 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 | IN: PKTS[1] OUT:PFC10 | IN: PKTS[0] OUT:PFC9 | 0 | 0 | PFC8 | 10001000 | bbrbbrrb |
| $\begin{aligned} & \hline \text { E632 } \\ & \text { F.S } \\ & \hline \end{aligned}$ | 1 | EP4FIFOPFH ${ }^{[11]}$ | Endpoint 4 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 | OUT:PFC10 | OUT:PFC9 | 0 | 0 | PFC8 | 10001000 | bbrbbrrb |
| $\begin{aligned} & \hline \text { E633 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP4FIFOPFL ${ }^{[11]}$ | Endpoint 4 / slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{aligned} & \hline \text { E633 } \\ & \text { F.S } \end{aligned}$ | 1 | EP4FIFOPFL ${ }^{[11]}$ | Endpoint 4 / slave FIFO Programmable Flag L | IN: PKTS[1] OUT:PFC7 | $\begin{aligned} & \mid \mathrm{IN}: \text { PKTS[0] } \\ & \text { OUT:PFC6 } \end{aligned}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{aligned} & \text { E634 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP6FIFOPFH ${ }^{[1]}$ | Endpoint 6 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | IN:PKTS[2] OUT:PFC12 | IN:PKTS[1] OUT:PFC11 | IN:PKTS[0] OUT:PFC10 | 0 | PFC9 | PFC8 | 00001000 | bbbbbrbb |
| $\begin{aligned} & \hline \text { E634 } \\ & \text { F.S } \end{aligned}$ | 1 | EP6FIFOPFH ${ }^{[11]}$ | Endpoint 6 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | OUT:PFC12 | OUT:PFC11 | OUT:PFC10 | 0 | PFC9 | $\begin{aligned} & \text { IN:PKTS[2] } \\ & \text { OUT:PFC8 } \end{aligned}$ | 00001000 | bbbbbrbb |
| $\begin{aligned} & \mathrm{E} 635 \\ & \mathrm{H} . \mathrm{S} . \\ & \hline \end{aligned}$ | 1 | EP6FIFOPFL ${ }^{[11]}$ | Endpoint 6 / slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{array}{\|l\|} \hline \text { E635 } \\ \text { F.S } \\ \hline \end{array}$ | 1 | EP6FIFOPFL ${ }^{[11]}$ | Endpoint 6 / slave FIFO Programmable Flag L | $\begin{aligned} & \text { IN:PKTS[1] } \\ & \text { OUT:PFC7 } \end{aligned}$ | $\begin{aligned} & \text { IN:PKTS[0] } \\ & \text { OUT:PFC6 } \end{aligned}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{array}{\|l\|} \hline \text { E636 } \\ \text { H.S. } \end{array}$ | 1 | EP8FIFOPFH ${ }^{[1]}$ | Endpoint 8 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 | IN: PKTS[1] OUT:PFC10 | IN: PKTS[0] OUT:PFC9 | 0 | 0 | PFC8 | 00001000 | bbrbbrrb |
| $\begin{aligned} & \hline \text { E636 } \\ & \text { F.S } \\ & \hline \end{aligned}$ | 1 | EP8FIFOPFH ${ }^{[11]}$ | Endpoint 8 / slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 | OUT:PFC10 | OUT:PFC9 | 0 | 0 | PFC8 | 00001000 | bbrbbrrb |
| $\begin{aligned} & \text { E637 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP8FIFOPFL ${ }^{[11]}$ | Endpoint 8 / slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{array}{\|l} \hline \text { E637 } \\ \text { F.S } \end{array}$ | 1 | EP8FIFOPFL ${ }^{[11]}$ | Endpoint 8 / slave FIFO Programmable Flag L | $\begin{aligned} & \text { IN: PKTS[1] } \\ & \text { OUT:PFC7 } \end{aligned}$ | $\begin{array}{\|l} \left\lvert\, \begin{array}{l} \text { IN: PKTS[0] } \\ \text { OUT:PFC6 } \end{array}\right. \\ \hline \text { OUS } \end{array}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
|  | 8 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E640 | 1 | EP2ISOINPKTS | $\begin{aligned} & \text { EP2 (if ISO) IN Packets } \\ & \text { per frame (1-3) } \\ & \hline \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPFO | 00000001 | brrrrbb |
| E641 | 1 | EP4ISOINPKTS | $\begin{aligned} & \text { EP4 (if ISO) IN Packets } \\ & \text { per frame (1-3) } \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPFO | 00000001 | brrrrrrr |
| E642 | 1 | EP6ISOINPKTS | $\begin{aligned} & \text { EP6 (if ISO) IN Packets } \\ & \text { per frame (1-3) } \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPFO | 00000001 | brrrrbb |
| E643 | 1 | EP8ISOINPKTS | $\begin{aligned} & \text { EP8 (if ISO) IN Packets } \\ & \text { per frame }(1-3) \\ & \hline \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPFO | 00000001 | brrrrrrr |
| E644 | 4 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E648 | 1 | INPKTEND ${ }^{[11]}$ | Force IN Packet End | Skip | 0 | 0 | 0 | EP3 | EP2 | EP1 | EP0 | xxxxxxxx | W |
| E649 | 7 | OUTPKTEND ${ }^{[11]}$ | Force OUT Packet End | Skip | 0 | 0 | 0 | EP3 | EP2 | EP1 | EP0 | xxxxxxxx | W |
|  |  | INTERRUPTS |  |  |  |  |  |  |  |  |  |  |  |
| E650 | 1 | EP2FIFOIE ${ }^{111]}$ | Endpoint 2 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E651 | 1 | EP2FIFOIRQ ${ }^{[11,12]}$ | Endpoint 2 slave FIFO <br> Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | \|rrrrbbb |
| E652 | 1 | EP4FIFOIE ${ }^{[11]}$ | Endpoint 4 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E653 | 1 | EP4FIFOIRQ ${ }^{[11,12]}$ | Endpoint 4 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | \|rrrrbbb |
| E654 | 1 | EP6FIFOIE ${ }^{[11]}$ | Endpoint 6 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E655 | 1 | EP6FIFOIRQ ${ }^{[11,12]}$ | Endpoint 6 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | \|rrrrbbb |
| E656 | 1 | EP8FIFOIE ${ }^{[11]}$ | Endpoint 8 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E657 | 1 | EP8FIFOIRQ ${ }^{[17,12]}$ | Endpoint 8 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | \|rrrrbbb |
| E658 | 1 | IBNIE | IN-BULK-NAK Interrupt Enable | 0 | 0 | EP8 | EP6 | EP4 | EP2 | EP1 | EPO | 00000000 | RW |
| E659 | 1 | $\mathrm{IBNIRQ}^{[12]}$ | IN-BULK-NAK interrupt Request | 0 | 0 | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 00xxxxxx | rrbbbbbb |
| E65A | 1 | NAKIE | $\begin{aligned} & \text { Endpoint Ping-NAK / IBN } \\ & \text { Interrupt Enable } \end{aligned}$ | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 0 | IBN | 00000000 | RW |
| E65B | 1 | NAKIRQ ${ }^{[12]}$ | Endpoint Ping-NAK / IBN Interrupt Request | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 0 | IBN | xxxxxx0x | bbbbbbrb |
| E65C | 1 | USBIE | USB Int Enables | 0 | EPOACK | HSGRANT | URES | SUSP | SUTOK | SOF | SUDAV | 00000000 | RW |

Note
12. The register can only be reset, it cannot be set.

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Table 12. FX2LP Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E65D | 1 | USBIRQ ${ }^{[12]}$ | USB Interrupt Requests | 0 | EPOACK | HSGRANT | URES | SUSP | SUTOK | SOF | SUDAV | 0xxxxxxx | rbbbbbbb |
| E65E | 1 | EPIE | Endpoint Interrupt Enables | EP8 | EP6 | EP4 | EP2 | EP1OUT | EP1IN | EPOOUT | EPOIN | 00000000 | RW |
| E65F | 1 | EPIRQ ${ }^{[12]}$ | Endpoint Interrupt Requests | EP8 | EP6 | EP4 | EP2 | EP1OUT | EP1IN | EPOOUT | EPOIN | 0 | RW |
| E660 | 1 | GPIFIE ${ }^{[1]}$ | GPIF Interrupt Enable | 0 | 0 | 0 | 0 | 0 | 0 | GPIFWF | GPIFDONE | 00000000 | RW |
| E661 | 1 | GPIFIRQ ${ }^{[11]}$ | GPIF Interrupt Request | 0 | 0 | 0 | 0 | 0 | 0 | GPIFWF | GPIFDONE | 000000xx | RW |
| E662 | 1 | USBERRIE | USB Error Interrupt Enables | ISOEP8 | ISOEP6 | ISOEP4 | ISOEP2 | 0 | 0 | 0 | ERRLIMIT | 00000000 | RW |
| E663 | 1 | USBERRIRQ ${ }^{[12]}$ | USB Error Interrupt Requests | ISOEP8 | ISOEP6 | ISOEP4 | ISOEP2 | 0 | 0 | 0 | ERRLIMIT | 0000000x | bbbbrrrb |
| E664 | 1 | ERRCNTLIM | USB Error counter and limit | EC3 | EC2 | EC1 | EC0 | LIMIT3 | LIMIT2 | LIMIT1 | LIMIT0 | xxxx0100 | rrrrbbbb |
| E665 | 1 | CLRERRCNT | Clear Error Counter EC3:0x |  | x | x | x | x | x | x | x | xxxxxxxx | W |
| E666 | 1 | INT2IVEC | Interrupt 2 2 (USB) <br> Autovector | 0 | 12V4 | 12V3 | 12V2 | 12V1 | 12V0 | 0 | 0 | 00000000 | R |
| E667 | 1 | INT4IVEC | $\begin{aligned} & \text { Interrupt } 4 \text { (slave FIFO \& } \\ & \text { GPIF) Autovector } \end{aligned}$ | 1 | 0 | 14V3 | 14V2 | 14V1 | 14V0 | 0 | 0 | 10000000 | R |
| E668 | 1 | INTSET-UP | Interrupt 2\&4 setup | 0 | 0 | 0 | 0 | AV2EN | 0 | INT4SRC | AV4EN | 00000000 | RW |
| E669 | 7 | reserved |  |  |  |  |  |  |  |  |  |  | RW |
|  |  | INPUT / OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| E670 | 1 | PORTACFG | $\begin{aligned} & \text { I/O PORTA Alternate } \\ & \text { Configuration } \end{aligned}$ | FLAGD | SLCS | 0 | 0 | 0 | 0 | INT1 | INTO | 00000000 | RW |
| E671 | 1 | PORTCCFG | I/O PORTC Alternate Configuration | GPIFA7 | GPIFA6 | GPIFA5 | GPIFA4 | GPIFA3 | GPIFA2 | GPIFA1 | GPIFA0 | 00000000 | RW |
| E672 | 1 | PORTECFG | I/O PORTE Alternate Configuration | GPIFA8 | T2EX | INT6 | RXD10UT | RXDOOUT | T2OUT | T10UT | TOOUT | 00000000 | RW |
| E673 | 4 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E677 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E678 | 1 | $1^{2} \mathrm{CS}$ | $1^{2} \mathrm{C}$ Bus Control \& Status | START | STOP | LASTRD | ID1 | ID0 | BERR | ACK | DONE | 000xx000 | bbbrrrrr |
| E679 | 1 | I2DAT | $\begin{aligned} & 1^{12} \mathrm{C} \text { Bus } \\ & \text { Data } \end{aligned}$ | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 | xxxxxxxx | RW |
| E67A | 1 | $1^{2} \mathrm{CTL}$ | $\begin{array}{\|l} \mathrm{I}^{2} \mathrm{C} \text { Bus } \\ \text { Control } \end{array}$ | 0 | 0 | 0 | 0 | 0 | 0 | STOPIE | 400KHZ | 00000000 | RW |
| E67B | 1 | XAUTODAT1 | Autoptr1 MOVX access, when APTREN=1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E67C | 1 | XAUTODAT2 | Autoptr2 MOVX access, when APTREN=1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
|  |  | UDMA CRC |  |  |  |  |  |  |  |  |  |  |  |
| E67D | 1 | UDMACRCH ${ }^{[11]}$ | UDMA CRC MSB | CRC15 | CRC14 | CRC13 | CRC12 | CRC11 | CRC10 | CRC9 | CRC8 | 01001010 | RW |
| E67E | 1 | UDMACRCL ${ }^{[11]}$ | UDMA CRC LSB | CRC7 | CRC6 | CRC5 | CRC4 | CRC3 | CRC2 | CRC1 | CRC0 | 10111010 | RW |
| E67F | 1 | UDMACRCQUALIFIER | UDMA CRC Qualifier | QENABLE | 0 | 0 | 0 | QSTATE | QSIGNAL2 | QSIGNAL1 | QSIGNALO | 00000000 | brrrbbbb |
|  |  | USB CONTROL |  |  |  |  |  |  |  |  |  |  |  |
| E680 | 1 | USBCS | USB Control \& Status | HSM | 0 | 0 | 0 | DISCON | NOSYNSOF | RENUM | SIGRSUME | x0000000 | rrrrbbbb |
| E681 | 1 | SUSPEND | Put chip into suspend | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| E682 | 1 | WAKEUPCS | Wakeup Control \& Status | WU2 | WU | WU2POL | WUPOL | 0 | DPEN | WU2EN | WUEN | xx000101 | bbbbrbbb |
| E683 |  | TOGCTL | Toggle Control | Q | S | R | 1/0 | EP3 | EP2 | EP1 | EP0 | x0000000 | rrrbbbbb |
| E684 | 1 | USBFRAMEH | USB Frame count H | 0 | 0 | 0 | 0 | 0 | FC10 | FC9 | FC8 | 00000xxx | R |
| E685 | 1 | USBFRAMEL | USB Frame count L | FC7 | FC6 | FC5 | FC4 | FC3 | FC2 | FC1 | FC0 | xxxxxxxx | R |
| E686 | 1 | MICROFRAME | Microframe count, 0-7 | 0 | 0 | 0 | 0 | 0 | MF2 | MF1 | MF0 | 00000xxx | R |
| E687 | 1 | FNADDR | USB Function address | 0 | FA6 | FA5 | FA4 | FA3 | FA2 | FA1 | FA0 | 0xxxxxxx | R |
| E688 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINTS |  |  |  |  |  |  |  |  |  |  |  |
| E68A | 1 | EPOBCH ${ }^{111]}$ | Endpoint 0 Byte Count H | (BC15) | (BC14) | (BC13) | (BC12) | (BC11) | (BC10) | (BC9) | (BC8) | xxxxxxxx | RW |
| E68B | 1 | EP0BCL ${ }^{[11]}$ | Endpoint 0 Byte Count L | (BC7) | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E68C | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E68D | 1 | EP10UTBC | $\begin{aligned} & \text { Endpoint } 1 \text { OUT Byte } \\ & \text { Count } \end{aligned}$ | 0 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 0xxxxxxx | RW |
| E68E | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E68F | 1 | EP1INBC | Endpoint 1 IN Byte Count | 0 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 0xxxxxxx | RW |
| E690 | 1 | EP2BCH ${ }^{[11]}$ | Endpoint 2 Byte Count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000xxx | RW |
| E691 | 1 | EP2BCL ${ }^{[11]}$ | Endpoint 2 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E692 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E694 | 1 | EP4BCH ${ }^{[11]}$ | Endpoint 4 Byte Count H | 0 | 0 | 0 | 0 | 0 | 0 | BC9 | BC8 | 000000xx | RW |
| E695 | 1 | EP4BCL ${ }^{[11]}$ | Endpoint 4 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E696 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E698 | 1 | EP6BCH ${ }^{[11]}$ | Endpoint 6 Byte Count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000xxx | RW |
| E699 | 1 | EP6BCL ${ }^{[11]}$ | Endpoint 6 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E69A | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E69C | 1 | EP8BCH ${ }^{[11]}$ | Endpoint 8 Byte Count H | 0 | 0 | 0 | 0 | 0 | 0 | BC9 | BC8 | 000000xx | RW |

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Table 12. FX2LP Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E69D | 1 | EP8BCL ${ }^{[11]}$ | Endpoint 8 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E69E | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6A0 | 1 | EPOCS | Endpoint 0 Control and Status | HSNAK | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 1000000 | bbbbbbrb |
| E6A1 | 1 | EP1OUTCS | Endpoint 1 OUT Control and Status | 0 | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 00000000 | bbbbbbrb |
| E6A2 | 1 | EP1INCS | Endpoint 1 IN Control and Status | 0 | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 00000000 | bbbbbbrb |
| E6A3 | 1 | EP2CS | Endpoint 2 Control and Status | 0 | NPAK2 | NPAK1 | NPAK0 | FULL | EMPTY | 0 | STALL | 00101000 | rrrrrrb |
| E6A4 | 1 | EP4CS | Endpoint 4 Control and Status | 0 | 0 | NPAK1 | NPAK0 | FULL | EMPTY | 0 | STALL | 00101000 | rrrrrrb |
| E6A5 | 1 | EP6CS | Endpoint 6 Control and Status | 0 | NPAK2 | NPAK1 | NPAK0 | FULL | EMPTY | 0 | STALL | 00000100 | rrrrrrb |
| E6A6 | 1 | EP8CS | Endpoint 8 Control and Status | 0 | 0 | NPAK1 | NPAKO | FULL | EMPTY | 0 | STALL | 00000100 | rrrrrrb |
| E6A7 | 1 | EP2FIFOFLGS | $\begin{aligned} & \text { Endpoint } 2 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000010 | R |
| E6A8 | 1 | EP4FIFOFLGS | $\begin{aligned} & \text { Endpoint } 4 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000010 | R |
| E6A9 | 1 | EP6FIFOFLGS | $\begin{aligned} & \text { Endpoint } 6 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | R |
| E6AA | 1 | EP8FIFOFLGS | $\begin{aligned} & \text { Endpoint } 8 \text { slave FIFO } \\ & \text { Flags } \\ & \hline \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | R |
| E6AB | 1 | EP2FIFOBCH | Endpoint 2 slave FIFO total byte count H | 0 | 0 | 0 | BC12 | BC11 | BC10 | BC9 | BC8 | 00000000 | R |
| E6AC | 1 | EP2FIFOBCL | $\begin{aligned} & \text { Endpoint } 2 \text { slave FIFO } \\ & \text { total byte count L } \end{aligned}$ | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6AD | 1 | EP4FIFOBCH | Endpoint 4 slave FIFO total byte count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000000 | R |
| E6AE | 1 | EP4FIFOBCL | Endpoint 4 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6AF | 1 | EP6FIFOBCH | Endpoint 6 slave FIFO total byte count H | 0 | 0 | 0 | 0 | BC11 | BC10 | BC9 | BC8 | 00000000 | R |
| E6B0 | 1 | EP6FIFOBCL | Endpoint 6 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6B1 | 1 | EP8FIFOBCH | Endpoint 8 slave FIFO total byte count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000000 | R |
| E6B2 | 1 | EP8FIFOBCL | Endpoint 8 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6B3 | 1 | SUDPTRH | Setup Data Pointer high address byte | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | xxxxxxxx | RW |
| E6B4 | 1 | SUDPTRL | $\begin{array}{l}\text { Setup Data Pointer low ad } \\ \text { dress byte }\end{array}$ | A7 | A6 | A5 | A4 | A3 | A2 | A1 | 0 | xxxxxxx0 | bbbbbbbr |
| E6B5 | 1 | SUDPTRCTL | Setup Data Pointer Auto Mode | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SDPAUTO | 00000001 | RW |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6B8 | 8 | SET-UPDAT | 8 bytes of setup data | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | R |
|  |  |  | SET-UPDAT[0] = bmRequestType |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { SET-UPDAT[1] = } \\ & \text { bmRequest } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  |  | SET-UPDAT[2:3] = wVal- ue |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { SET-UPDAT[4:5] = wind- } \\ & \text { ex } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \begin{array}{l} \text { SET-UPDAT[6:7] } \\ \text { wLength } \end{array} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  | GPIF |  |  |  |  |  |  |  |  |  |  |  |
| E6C0 | 1 | GPIFWFSELECT | Waveform Selector | SINGLEWR1 | SINGLEWR0 | SINGLERD1 | SINGLERD0 | FIFOWR1 | FIFOWR0 | FIFORD1 | FIFORD0 | 11100100 | RW |
| E6C1 | 1 | GPIFIDLECS | $\begin{aligned} & \text { GPIF Done, GPIF IDLE } \\ & \text { drive mode } \end{aligned}$ | DONE | 0 | 0 | 0 | 0 | 0 | 0 | IDLEDRV | 10000000 | RW |
| E6C2 | 1 | GPIFIDLECTL | Inactive Bus, CTL states | 0 | 0 | CTL5 | CTL4 | CTL3 | CTL2 | CTL1 | CTLO | 11111111 | RW |
| E6C3 |  | GPIFCTLCFG | CTL Drive Type | TRICTL | 0 | CTL5 | CTL4 | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6C4 | 1 | GPIFADRH ${ }^{[11]}$ | GPIF Address H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | GPIFA8 | 00000000 | RW |
| E6C5 | 1 | GPIFADRL ${ }^{111]}$ | GPIF Address L | GPIFA7 | GPIFA6 | GPIFA5 | GPIFA4 | GPIFA3 | GPIFA2 | GPIFA1 | GPIFA0 | 00000000 | RW |
|  |  | FLOWSTATE |  |  |  |  |  |  |  |  |  |  |  |
| E6C6 | 1 | FLOWSTATE | Flowstate Enable and Selector | FSE | 0 | 0 | 0 | 0 | FS2 | FS1 | FSO | 00000000 | brrrrbbb |
| E6C7 |  | FLOWLOGIC | Flowstate Logic | LFUNC1 | LFUNC0 | TERMA2 | TERMA1 | TERMAO | TERMB2 | TERMB1 | TERMB0 | 00000000 | RW |
| E6C8 | 1 | FLOWEQ0CTL | $\begin{aligned} & \text { CTL-Pin States in } \\ & \text { Flowstate } \\ & \text { (when Logic = 0) } \\ & \hline \end{aligned}$ | CTLOE3 | CTLOE2 | $\begin{aligned} & \text { CTLOE1/ } \\ & \text { CTL5 } \end{aligned}$ | $\begin{aligned} & \text { CTLOE0/ } \\ & \text { CTL4 } \end{aligned}$ | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6C9 | 1 | FLOWEQ1CTL | CTL-Pin States in Flowstate $($ when Logic $=1)$ | CTLOE3 | CTLOE2 | $\begin{aligned} & \text { CTLOE1/ } \\ & \text { CTL5 } \end{aligned}$ | $\begin{aligned} & \text { CTLOEO/ } \\ & \text { CTL4 } \end{aligned}$ | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6CA | 1 | FLOWHOLDOFF | Holdoff Configuration | HOPERIOD3 | HOPERIOD2 | HOPERIOD1 |  | HOSTATE | HOCTL2 | HOCTL1 | HOCTLO | 00010010 | RW |

Table 12. FX2LP Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E6CB | 1 | FLOWSTB | Flowstate Strobe Configuration | SLAVE | RDYASYNC | CTLTOGL | SUSTAIN | 0 | MSTB2 | MSTB1 | MSTB0 | 00100000 | RW |
| E6CC | 1 | FLOWSTBEDGE | Flowstate Rising/Falling Edge Configuration | 0 | 0 | 0 | 0 | 0 | 0 | FALLING | RISING | 00000001 | rrrrrbb |
| E6CD | 1 | FLOWSTBPERIOD | Master-Strobe Half-Period | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000010 | RW |
| E6CE | 1 | GPIFTCB3 ${ }^{[11]}$ | GPIF Transaction Count Byte 3 | TC31 | TC30 | TC29 | TC28 | TC27 | TC26 | TC25 | TC24 | 00000000 | RW |
| E6CF | 1 | GPIFTCB2 ${ }^{111]}$ | GPIF Transaction Count Byte 2 | TC23 | TC22 | TC21 | TC20 | TC19 | TC18 | TC17 | TC16 | 00000000 | RW |
| E6D0 | 1 | GPIFTCB1 ${ }^{111]}$ | GPIF Transaction Count Byte 1 | TC15 | TC14 | TC13 | TC12 | TC11 | TC10 | TC9 | TC8 | 00000000 | RW |
| E6D1 | 1 | GPIFTCB0 ${ }^{[11]}$ | GPIF Transaction Count Byte 0 | TC7 | TC6 | TC5 | TC4 | TC3 | TC2 | TC1 | TC0 | 00000001 | RW |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  | 00000000 | RW |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6D2 | 1 | EP2GPIFFLGSEL ${ }^{[11]}$ | Endpoint 2 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FSO | 00000000 | RW |
| E6D3 | 1 | EP2GPIFPFSTOP | Endpoint 2 GPIF stop transaction on prog. flag | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO2FLAG | 00000000 | RW |
| E6D4 | 1 | EP2GPIFTRIG ${ }^{[11]}$ | Endpoint 2 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6DA | 1 | EP4GPIFFLGSEL ${ }^{[11]}$ | Endpoint 4 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FSO | 0000000 | RW |
| E6DB | 1 | EP4GPIFPFSTOP | $\begin{aligned} & \text { Endpoint } 4 \text { GPIF stop } \\ & \text { transaction on GPIF Flag } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO4FLAG | 00000000 | RW |
| E6DC | 1 | EP4GPIFTRIG ${ }^{[11]}$ | Endpoint 4 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6E2 | 1 | EP6GPIFFLGSEL ${ }^{[11]}$ | Endpoint 6 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FS0 | 00000000 | RW |
| E6E3 | 1 | EP6GPIFPFSTOP | Endpoint 6 GPIF stop transaction on prog. flag | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO6FLAG | 00000000 | RW |
| E6E4 | 1 | EP6GPIFTRIG ${ }^{[11]}$ | Endpoint 6 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6EA | 1 | EP8GPIFFLGSEL ${ }^{[11]}$ | Endpoint 8 GPIF Flag select | 0 | 0 | 0 | 0 | 0 | 0 | FS1 | FSO | 00000000 | RW |
| E6EB | 1 | EP8GPIFPFSTOP | Endpoint 8 GPIF stop transaction on prog. flag | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FIFO8FLAG | 00000000 | RW |
| E6EC | 1 | EP8GPIFTRIG ${ }^{[11]}$ | Endpoint 8 GPIF Trigger | x | x | x | x | x | x | x | x | xxxxxxxx | W |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6F0 | 1 | XGPIFSGLDATH | GPIF Data H <br> (16-bit mode only) | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | xxxxxxxx | RW |
| E6F1 | 1 | XGPIFSGLDATLX | Read/Write GPIF Data L \& trigger transaction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E6F2 | 1 | XGPIFSGLDATL- NOX | Read GPIF Data L, no transaction trigger | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | R |
| E6F3 | 1 | GPIFREADYCFG | Internal RDY, Sync/Async, RDY pin states | INTRDY | SAS | TCXRDY5 | 0 | 0 | 0 | 0 | 0 | 00000000 | bbbrrrrr |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E6F4 | 1 | GPIFREADYSTAT | GPIF Ready Status | 0 | 0 | RDY5 | RDY4 | RDY3 | RDY2 | RDY1 | RDYO | 00xxxxxx | R |
| E6F5 | 1 | GPIFABORT | Abort GPIF Waveforms | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| E6F6 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINT BUFFER |  |  |  |  |  |  |  |  |  |  |  |
| E740 | 64 | EPOBUF | EP0-IN/-OUT buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E780 | 64 | EP10UTBUF | EP1-OUT buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E7C0 | 64 | EP1INBUF | EP1-IN buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E800 | 2048 | reserved |  |  |  |  |  |  |  |  |  |  | RW |
| F000 | 1024 | EP2FIFOBUF | $\begin{aligned} & \text { 512/1024 byte EP 2 / slave } \\ & \text { FIFO buffer (IN or OUT) } \\ & \hline \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| F400 | 512 | EP4FIFOBUF | $\begin{aligned} & 512 \text { byte EP 4 / slave FIFO } \\ & \text { buffer (IN or OUT) } \\ & \hline \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| F600 | 512 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| F800 | 1024 | EP6FIFOBUF | $\begin{aligned} & \text { 512/1024 byte EP 6 / slave } \\ & \text { FIFO buffer (IN or OUT) } \\ & \hline \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| FC00 | 512 | EP8FIFOBUF | $\begin{aligned} & 512 \text { byte EP 8/slave FIFO } \\ & \text { buffer (IN or OUT) } \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| FE00 | 512 | reserved |  |  |  |  |  |  |  |  |  |  |  |

Table 12. FX2LP Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xxxx |  | ${ }^{12} \mathrm{C}$ Configuration Byte |  | 0 | DISCON | 0 | 0 | 0 | 0 | 0 | 400KHZ | ${ }_{\text {[14 }}^{\text {[14xxxxx }}$ | n/a |
|  |  | Special Function Registers (SFRs) |  |  |  |  |  |  |  |  |  |  |  |
| 80 | 1 | $1 \mathrm{OA}{ }^{[13]}$ | Port A (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| 81 | 1 | SP | Stack Pointer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000111 | RW |
| 82 | 1 | DPL0 | Data Pointer 0 L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 00000000 | RW |
| 83 | 1 | DPH0 | Data Pointer 0 H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 84 | 1 | DPL1 ${ }^{[13]}$ | Data Pointer 1 L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 00000000 | RW |
| 85 | 1 | DPH1 ${ }^{[13]}$ | Data Pointer 1 H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 86 | 1 | DPS ${ }^{[13]}$ | Data Pointer 0/1 select | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SEL | 00000000 | RW |
| 87 | 1 | PCON | Power Control | SMODO | x | 1 | 1 | x | x | x | IDLE | 00110000 | RW |
| 88 | 1 | TCON | Timer/Counter Control (bit addressable) | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | 00000000 | RW |
| 89 | 1 | TMOD | Timer/Counter Mode Control | GATE | CT | M1 | M0 | GATE | CT | M1 | M0 | 00000000 | RW |
| 8A | 1 | TLO | Timer 0 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 8B | 1 | TL1 | Timer 1 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 8 C | 1 | TH0 | Timer 0 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| 8D | 1 | TH1 | Timer 1 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| 8 E | 1 | CKCON ${ }^{[13]}$ | Clock Control | x | x | T2M | T1M | TOM | MD2 | MD1 | MD0 | 00000001 | RW |
| 8F | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 90 | 1 | $1 \mathrm{OB}{ }^{[13]}$ | Port B (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| 91 | 1 | $\begin{array}{\|l\|} \hline \text { EXIF }^{[13]} \\ \hline \text { MPAGE }{ }^{[13]} \\ \hline \end{array}$ | External Interrupt Flag(s) | IE5 | IE4 | $1^{2} \mathrm{CINT}$ | USBNT | 1 | 0 | 0 | 0 | 00001000 | RW |
| 92 | 1 |  | Upper Addr Byte of MOVX using @R0 / @R1 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 93 | 5 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 98 | 1 | SCONO | Serial Port 0 Control (bit addressable) | SMO_0 | SM1_0 | SM2_0 | REN_0 | TB8_0 | RB8_0 | TI_0 | RI_0 | 00000000 | RW |
| 99 |  | SBUF0 | Serial Port 0 Data Buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 9 A | 1 | $\begin{aligned} & \hline \text { AUTOPTRH1 } 1^{[13]} \\ & \hline \text { AUTOPTR1 }{ }^{[13]} \\ & \hline \end{aligned}$ | Autopointer 1 Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 9B | 1 |  | Autopointer 1 Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 00000000 | RW |
| 9 C | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 9 D | 1 | AUTOPTRH2 ${ }^{[13]}$ | Autopointer 2 Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 9 E | 1 | AUTOPTRL2 ${ }^{[13]}$ | Autopointer 2 Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 00000000 | RW |
| 9F | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| A0 | 1 | $1 \mathrm{IOC}^{[13]}$ | Port C (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| A1 | 1 | INT2CLR ${ }^{[13]}$ | Interrupt 2 clear | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| A2 | 1 | INT4CLR ${ }^{[13]}$ | Interrupt 4 clear | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| A3 | 5 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| A8 | 1 | IE | Interrupt Enable (bit addressable) | EA | ES1 | ET2 | ES0 | ET1 | EX1 | ETO | EXO | 00000000 | RW |
| A9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| AA |  | EP2468STAT ${ }^{[13]}$ | Endpoint 2,4,6,8 status flags | EP8F | EP8E | EP6F | EP6E | EP4F | EP4E | EP2F | EP2E | 01011010 | R |
| AB | 1 | $\left[\mathrm{FP}_{[3]} 24 \mathrm{FIFOFLGS}\right.$ | Endpoint 2,4 slave FIFO status flags | 0 | EP4PF | EP4EF | EP4FF | 0 | EP2PF | EP2EF | EP2FF | 00100010 | R |
| AC | 1 | $\begin{aligned} & \hline \text { EPP68FIFOFLGS } \\ & \hline[13] \\ & \hline \end{aligned}$ | Endpoint 6,8 slave FIFO status flags | 0 | EP8PF | EP8EF | EP8FF | 0 | EP6PF | EP6EF | EP6FF | 01100110 | R |
| AD | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| AF | 1 | AUTOPTRSETUP ${ }^{[13]}$ | Autopointer 1\&2 setup | 0 | 0 | 0 | 0 | 0 | APTR2INC | APTR1INC | APTREN | 00000110 | RW |
| B0 | 1 | $10 D^{[13]}$ | Port D (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| B1 | 1 | $10 E^{[13]}$ | Port E (NOT bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| B2 | 1 | OEA ${ }^{[13]}$ | Port A Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B3 | 1 | OEB ${ }^{[13]}$ | Port B Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B4 | 1 | OEC ${ }^{[13]}$ | Port C Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B5 | 1 | $\mathrm{OED}{ }^{[13]}$ | Port D Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B6 | 1 | OEE ${ }^{[13]}$ | Port E Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B7 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| B8 | 1 | IP | Interrupt Priority (bit ad- dressable) | 1 | PS1 | PT2 | PS0 | PT1 | PX1 | PT0 | PX0 | 10000000 | RW |
| B9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| BA | 1 | EP01STAT ${ }^{13]}$ | Endpoint 0\&1 Status | 0 | 0 | 0 | 0 | 0 | EP1INBSY | EP10UTBS | EPOBSY | 00000000 | R |
| BB | 1 | GPIFTRIG ${ }^{[13,11]}$ | Endpoint 2,4,6,8 GPIF slave FIFO Trigger | DONE | 0 | 0 | 0 | 0 | RW | EP1 | EP0 | 10000xxx | brrrrbbb |
| BC | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| BD | 1 | GPIFSGLDATH ${ }^{[13]}$ | $\begin{aligned} & \begin{array}{l} \text { GPIF Data H (16-bit mode } \\ \text { only) } \end{array} \\ & \hline \end{aligned}$ | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | xxxxxxxx | RW |

13. SFRs not part of the standard 8051 architecture.
14. If no EEPROM is detected by the SIE then the default is 00000000

CY7C68013A, CY7C68014A

Table 12. FX2LP Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BE | 1 | GPIFSGLDATLX ${ }^{[13]}$ | GPIF Data L w/ Trigger | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| BF | 1 | $\begin{aligned} & \text { GPIFSGLDATL- } \\ & \text { NOX }{ }^{[13]} \end{aligned}$ | GPIF Data L w/ No Trigger | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | R |
| C0 | 1 | SCON1 ${ }^{[13]}$ | Serial Port 1 Control (bit addressable) | SM0_1 | SM1_1 | SM2_1 | REN_1 | TB8_1 | RB8_1 | TI_1 | RI_1 | 00000000 | RW |
| C1 | 1 | SBUF1 ${ }^{[13]}$ | Serial Port 1 Data Buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| C2 | 6 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| C8 | 1 | T2CON | Timer/Counter 2 Control (bit addressable) | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | CT2 | CPRL2 | 00000000 | RW |
| C9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| CA | 1 | RCAP2L | Capture for Timer 2, au-to-reload, up-counter | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| CB | 1 | RCAP2H | Capture for Timer 2, au-to-reload, up-counter | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| CC | 1 | TL2 | Timer 2 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| CD | 1 | TH2 | Timer 2 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| CE | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| D0 | 1 | PSW | Program Status Word (bit addressable) | CY | AC | F0 | RS1 | RS0 | OV | F1 | P | 00000000 | RW |
| D1 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| D8 | 1 | EICON ${ }^{[13]}$ | External Interrupt Control | SMOD1 | 1 | ERESI | RESI | INT6 | 0 | 0 | 0 | 01000000 | RW |
| D9 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E0 | 1 | ACC | Accumulator (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| E1 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E8 | 1 | EIE ${ }^{[13]}$ | External Interrupt En- able(s) | 1 | 1 | 1 | EX6 | EX5 | EX4 | El2C | EUSB | 11100000 | RW |
| E9 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| F0 | 1 | B | B (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| F1 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| F8 | 1 | EIP ${ }^{[13]}$ | External Interrupt Priority Control | 1 | 1 | 1 | PX6 | PX5 | PX4 | $\mathrm{Pl}^{2} \mathrm{C}$ | PUSB | 11100000 | RW |
| F9 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{R}=$ all bits read-only <br> $\mathrm{W}=$ all bits write-only <br> $r=$ read-only bit <br> w = write-only bit <br> $b=$ both read/write bit |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 6. Absolute Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Supplied (Commercial) $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Temperature with
Power Supplied (Industrial) $\qquad$ $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential. $\qquad$ -0.5 V to +4.0 V
DC Input Voltage to Any Input Pin ${ }^{[15]}$ .5.25V
DC Voltage Applied to Outputs in High Z State $\qquad$ -0.5 V to $\mathrm{VCC}+0.5 \mathrm{~V}$
Power Dissipation........................................................... 300 mW
Static Discharge Voltage
. 2000 V

Max Output Current, per I/O port...................................... 10 mA
Max Output Current, all five I/O ports
(128- and 100-pin packages) 50 mA

## 7. Operating Conditions

$\mathrm{T}_{\mathrm{A}}$ (Ambient Temperature Under Bias) Commercial $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}$ (Ambient Temperature Under Bias) Industrial $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ +3.00 V to +3.60 V
Ground Voltage.
$F_{\text {OSC }}$ (Oscillator or Crystal Frequency)............ $24 \mathrm{MHz} \pm 10 \mathrm{ppm}$, Parallel Resonant

## 8. Thermal Characteristics

The following table displays the thermal characteristics of various packages:
Table 13. Thermal Characteristics

| Package | $\theta a$ Ambient Temperature <br> $\left({ }^{\circ} \mathrm{C}\right)$ | $\theta \mathrm{Jc}$ Junction to Case Temperature <br> ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) | $\theta$ Ca <br> Case to Ambient Temperature <br> ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) | $\theta \mathrm{Ja}$ <br> Junction to Ambient Temperature $\theta \mathbf{J c}+\theta \mathbf{C a}$ <br> ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 56 SSOP | 70 | 24.4 | 23.3 | 47.7 |
| 100 TQFP | 70 | 11.9 | 34.0 | 45.9 |
| 128 TQFP | 70 | 15.5 | 27.7 | 43.2 |
| 56 QFN | 70 | 10.6 | 14.6 | 25.2 |
| 56 VFBGA | 70 | 30.9 | 27.7 | 58.6 |

The Junction Temperature $\theta \mathbf{j}$, can be calculated using the following equation: $\theta \mathbf{j}=\mathbf{P} * \theta \mathbf{J a}+\theta \mathbf{a}$ where,
P = Power
$\theta \mathrm{Ja}=\mathrm{Junction}$ to Ambient Temperature $(\theta \mathrm{Jc}+\theta \mathrm{Ca})$
$\theta \mathrm{a}=$ Ambient Temperature (70 C)

The Case Temperature $\theta \mathrm{c}$, can be calculated using the following equation: $\theta \mathbf{c}=\mathbf{P} * \theta \mathbf{C a}+\theta \mathbf{a}$ where,
P = Power
$\theta \mathrm{Ca}=$ Case to Ambient Temperature
$\theta \mathrm{a}=$ Ambient Temperature (70 C)

## Note

15. Do not power I/O with chip power off.

## 9. DC Characteristics

Table 14. DC Characteristics

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage |  | 3.00 | 3.3 | 3.60 | V |
| VCC Ramp Up | 0 to 3.3V |  | 200 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2 |  | 5.25 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH_X }}$ | Crystal Input HIGH Voltage |  | 2 |  | 5.25 | V |
| $\mathrm{V}_{\text {IL_ }} \mathrm{X}$ | Crystal Input LOW Voltage |  | -0.5 |  | 0.8 | V |
| I | Input Leakage Current | $0<\mathrm{V}_{\text {IN }}<\mathrm{VCC}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\text {OUT }}=-4 \mathrm{~mA}$ |  |  | 0.4 | V |
| ${ }^{\mathrm{OH}}$ | Output Current HIGH |  |  |  | 4 | mA |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Current LOW |  |  |  | 4 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Except D+/D- |  |  | 10 | pF |
|  |  | D+/D- |  |  | 15 | pF |
| ISUSP | Suspend Current <br> CY7C68014/CY7C68016 | Connected |  | 300 | $380^{[16]}$ | $\mu \mathrm{A}$ |
|  |  | Disconnected |  | 100 | $150{ }^{[16]}$ | $\mu \mathrm{A}$ |
|  | Suspend Current CY7C68013/CY7C68015 | Connected |  | 0.5 | $1.2{ }^{[6]}$ | mA |
|  |  | Disconnected |  | 0.3 | $1.0{ }^{[16]}$ | mA |
| ICC | Supply Current | 8051 running, connected to USB HS |  | 50 | 85 | mA |
|  |  | 8051 running, connected to USB FS |  | 35 | 65 | mA |
| $\mathrm{T}_{\text {RESET }}$ | Reset Time after Valid Power | VCC min $=3.0 \mathrm{~V}$ | 5.0 |  |  | mS |
|  | Pin Reset after powered on |  | 200 |  |  | $\mu \mathrm{S}$ |

### 9.1 USB Transceiver

USB 2.0 compliant in full speed and high speed modes.
10. AC Electrical Characteristics

### 10.1 USB Transceiver

USB 2.0 compliant in full speed and high speed modes.

[^2]10.2 Program Memory Read

Figure 12. Program Memory Read Timing Diagram


Table 15. Program Memory Read Parameters

| Parameter | Description | Min | Typ | Max | Unit | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CL}}$ | 1/CLKOUT Frequency |  | 20.83 |  | ns | 48 MHz |
|  |  |  | 41.66 |  | ns | 24 MHz |
|  |  |  | 83.2 |  | ns | 12 MHz |
| $\mathrm{t}_{\mathrm{AV}}$ | Delay from Clock to Valid Address | 0 |  | 10.7 | ns |  |
| $\mathrm{t}_{\text {STBL }}$ | Clock to PSEN Low | 0 |  | 8 | ns |  |
| $\mathrm{t}_{\text {STBH }}$ | Clock to PSEN High | 0 |  | 8 | ns |  |
| $\mathrm{t}_{\text {SOEL }}$ | Clock to OE Low |  |  | 11.1 | ns |  |
| $\mathrm{t}_{\mathrm{SCSL}}$ | Clock to CS Low |  |  | 13 | ns |  |
| $\mathrm{t}_{\text {DSU }}$ | Data Setup to Clock | 9.6 |  |  | ns |  |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time | 0 |  |  | ns |  |

## Notes

17. CLKOUT is shown with positive polarity.
18. $t_{A C C 1}$ is computed from the above parameters as follows:
$\mathrm{t}_{\mathrm{ACC}}(24 \mathrm{MHz})=3^{*} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=106 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{ACC} 1}(48 \mathrm{MHz})=3^{\star} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=43 \mathrm{~ns}$.

### 10.3 Data Memory Read

Figure 13. Data Memory Read Timing Diagram


Table 16. Data Memory Read Parameters

| Parameter | Description | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CL}}$ | 1/CLKOUT Frequency |  | 20.83 |  | ns | 48 MHz |
|  |  |  | 41.66 |  | ns | 24 MHz |
|  |  |  | 83.2 |  | ns | 12 MHz |
| $\mathrm{t}_{\mathrm{AV}}$ | Delay from Clock to Valid Address |  |  | 10.7 | ns |  |
| $\mathrm{t}_{\text {STBL }}$ | Clock to RD LOW |  |  | 11 | ns |  |
| $\mathrm{t}_{\text {STBH }}$ | Clock to RD HIGH |  |  | 11 | ns |  |
| $\mathrm{t}_{\text {SCSL }}$ | Clock to CS LOW |  |  | 13 | ns |  |
| $\mathrm{t}_{\text {SOEL }}$ | Clock to OE LOW |  |  | 11.1 | ns |  |
| $\mathrm{t}_{\text {DSU }}$ | Data Setup to Clock | 9.6 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  |  | ns |  |

When using the AUTPOPTR1 or AUTOPTR2 to address external memory, the address of AUTOPTR1 is only active while either RD\# or WR\# are active. The address of AUTOPTR2 is active throughout the cycle and meets the above address valid time for which is based on the stretch value
Note
19. $\mathrm{t}_{\mathrm{ACC} 2}$ and $\mathrm{t}_{\mathrm{ACC}}$ are computed from the above parameters as follows:
$\mathrm{t}_{\mathrm{ACC}}(24 \mathrm{MHz})=3^{*} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=106 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{ACC}}(48 \mathrm{MHz})=3^{*} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=43 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{ACC}}(24 \mathrm{MHz})=5^{*} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=190 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{ACC}}(24 \mathrm{MHz})=5^{\star} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=190 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{ACC}}(48 \mathrm{MHz})=5^{*} \mathrm{t}_{\mathrm{CL}}-\mathrm{t}_{\mathrm{AV}}-\mathrm{t}_{\mathrm{DSU}}=86 \mathrm{~ns}$.

CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A

### 10.4 Data Memory Write

Figure 14. Data Memory Write Timing Diagram


Table 17. Data Memory Write Parameters

| Parameter | Description | Min | Max | Unit | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {AV }}$ | Delay from Clock to Valid Address | 0 | 10.7 | ns |  |
| $\mathrm{t}_{\text {STBL }}$ | Clock to WR Pulse LOW | 0 | 11.2 | ns |  |
| $\mathrm{t}_{\text {STBH }}$ | Clock to WR Pulse HIGH | 0 | 11.2 | ns |  |
| $\mathrm{t}_{\text {SCSL }}$ | Clock to CS Pulse LOW |  | 13.0 | ns |  |
| $\mathrm{t}_{\text {ON1 }}$ | Clock to Data Turn-on | 0 | 13.1 | ns |  |
| $\mathrm{t}_{\text {OFF1 }}$ | Clock to Data Hold Time | 0 | 13.1 | ns |  |

When using the AUTPOPTR1 or AUTOPTR2 to address external memory, the address of AUTOPTR1 is only active while either RD\# or WR\# are active. The address of AUTOPTR2 is active throughout the cycle and meets the above address valid time for which is based on the stretch value.

### 10.5 PORTC Strobe Feature Timings

The RD\# and WR\# are present in the 100-pin version and the 128 -pin package. In these 100-pin and 128-pin versions, an 8051 control bit can be set to pulse the RD\# and WR\# pins when the 8051 reads from or writes to PORTC. This feature is enabled by setting PORTCSTB bit in CPUCS register.
The RD\# and WR\# strobes are asserted for two CLKOUT cycles when PORTC is accessed.

The WR\# strobe is asserted two clock cycles after PORTC is updated and is active for two clock cycles after that, as shown in Figure 15.
As for read, the value of PORTC three clock cycles before the assertion of RD\# is the value that the 8051 reads in. The RD\# is pulsed for 2 clock cycles after 3 clock cycles from the point when the 8051 has performed a read function on PORTC.

The RD\# signal prompts the external logic to prepare the next data byte. Nothing gets sampled internally on assertion of the RD\# signal itself, it is just a prefetch type signal to get the next data byte prepared. So, using it with that in mind easily meets the setup time to the next read.
The purpose of this pulsing of RD\# is to allow the external peripheral to know that the 8051 is done reading PORTC and the data was latched into PORTC three CLKOUT cycles before asserting the RD\# signal. After the RD\# is pulsed, the external logic can update the data on PORTC.
Following is the timing diagram of the read and write strobing function on accessing PORTC. Refer to Section 10.3 and Section 10.4 for details on propagation delay of RD\# and WR\# signals.

Figure 15. WR\# Strobe Function when PORTC is Accessed by 8051


Figure 16. RD\# Strobe Function when PORTC is Accessed by 8051

10.6 GPIF Synchronous Signals

Figure 17. GPIF Synchronous Signals Timing Diagram ${ }^{[20]}$


Table 18. GPIF Synchronous Signals Parameters with Internally Sourced IFCLK ${ }^{[20,21]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SRY }}$ | RDY |  |  |  |
| $\mathrm{t}_{\text {RYH }}$ to Clock Setup Time | 8.9 |  | ns |  |
| $\mathrm{t}_{\text {SGD }}$ | Clock to RDY | 0 |  | ns |
| $\mathrm{t}_{\text {DAH }}$ | GPIF Data to Clock Setup Time | 9.2 |  | ns |
| $\mathrm{t}_{\text {SGA }}$ | GPIF Data Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {XGD }}$ | Clock to GPIF Address Propagation Delay |  | 7.5 | ns |
| $\mathrm{t}_{\text {XCTL }}$ | Clock to GPIF Data Output Propagation Delay |  | 11 | ns |

Table 19. GPIF Synchronous Signals Parameters with Externally Sourced IFCLK ${ }^{[21]}$

| Parameter | Description | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period ${ }^{[22]}$ | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SRY }}$ | $\mathrm{RDY}_{\mathrm{X}}$ to Clock Setup Time | 2.9 |  | ns |
| $\mathrm{t}_{\text {RYH }}$ | Clock to RDY ${ }_{\text {X }}$ | 3.7 |  | ns |
| $\mathrm{t}_{\text {SGD }}$ | GPIF Data to Clock Setup Time | 3.2 |  | ns |
| $\mathrm{t}_{\text {DAH }}$ | GPIF Data Hold Time | 4.5 |  | ns |
| $\mathrm{t}_{\text {SGA }}$ | Clock to GPIF Address Propagation Delay |  | 11.5 | ns |
| $\mathrm{t}_{\text {XGD }}$ | Clock to GPIF Data Output Propagation Delay |  | 15 | ns |
| $\mathrm{t}_{\text {XCTL }}$ | Clock to $\mathrm{CTL}_{X}$ Output Propagation Delay |  | 10.7 | ns |

[^3]
### 10.7 Slave FIFO Synchronous Read

Figure 18. Slave FIFO Synchronous Read Timing Diagram ${ }^{[20]}$


Table 20. Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK ${ }^{[21]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SRD }}$ | SLRD to Clock Setup Time | 18.7 |  | ns |
| $\mathrm{t}_{\text {RDH }}$ | Clock to SLRD Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Turn-on to FIFO Data Valid |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Turn-off to FIFO Data Hold |  | 10.5 | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay | 9.5 | ns |  |
| $\mathrm{t}_{\text {XFD }}$ | Clock to FIFO Data Output Propagation Delay |  | 11 | ns |

Table 21. Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK ${ }^{[21]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SRD }}$ | SLRD to Clock Setup Time | 12.7 |  | ns |
| $\mathrm{t}_{\text {RDH }}$ | Clock to SLRD Hold Time | 3.7 |  | ns |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Turn-on to FIFO Data Valid |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Turn-off to FIFO Data Hold |  | 10.5 | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay | 13.5 | ns |  |
| $\mathrm{t}_{\text {XFD }}$ | Clock to FIFO Data Output Propagation Delay |  | 15 | ns |

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

### 10.8 Slave FIFO Asynchronous Read

Figure 19. Slave FIFO Asynchronous Read Timing Diagram ${ }^{[20]}$


Table 22. Slave FIFO Asynchronous Read Parameters ${ }^{[23]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {RDpwl }}$ | SLRD Pulse Width LOW | 50 |  | ns |
| $\mathrm{t}_{\text {RDpwh }}$ | SLRD Pulse Width HIGH | 50 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | SLRD to FLAGS Output Propagation Delay |  | 70 | ns |
| $\mathrm{t}_{\text {XFD }}$ | SLRD to FIFO Data Output Propagation Delay |  | 15 | ns |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Turn-on to FIFO Data Valid |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Turn-off to FIFO Data Hold |  | 10.5 | ns |

Note
23. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz .

### 10.9 Slave FIFO Synchronous Write

Figure 20. Slave FIFO Synchronous Write Timing Diagram ${ }^{[20]}$


Table 23. Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK ${ }^{[21]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SWR }}$ | SLWR to Clock Setup Time | 10.4 |  | ns |
| $\mathrm{t}_{\text {WRH }}$ | Clock to SLWR Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {SFD }}$ | FIFO Data to Clock Setup Time | 9.2 |  | ns |
| $\mathrm{t}_{\text {FDH }}$ | Clock to FIFO Data Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Time |  | 9.5 | ns |

Table 24. Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK ${ }^{[21]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SWR }}$ | SLWR to Clock Setup Time | 12.1 |  | ns |
| $\mathrm{t}_{\text {WRH }}$ | Clock to SLWR Hold Time | 3.6 |  | ns |
| $\mathrm{t}_{\text {SFD }}$ | FIFO Data to Clock Setup Time | 3.2 |  | ns |
| $\mathrm{t}_{\text {FDH }}$ | Clock to FIFO Data Hold Time | 4.5 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Time |  | 13.5 | ns |

### 10.10 Slave FIFO Asynchronous Write

Figure 21. Slave FIFO Asynchronous Write Timing Diagram ${ }^{[20]}$


Table 25. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK ${ }^{\text {[23] }}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {WRpwl }}$ | SLWR Pulse LOW | 50 |  | ns |
| $t_{\text {WRpwh }}$ | SLWR Pulse HIGH | 70 |  | ns |
| $t_{\text {SFD }}$ | SLWR to FIFO DATA Setup Time | 10 |  | ns |
| $\mathrm{t}_{\text {FDH }}$ | FIFO DATA to SLWR Hold Time | 10 |  | ns |
| $t_{\text {XFD }}$ | SLWR to FLAGS Output Propagation Delay |  | 70 | ns |

### 10.11 Slave FIFO Synchronous Packet End Strobe

Figure 22. Slave FIFO Synchronous Packet End Strobe Timing Diagram ${ }^{[20]}$


Table 26. Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK ${ }^{\text {[21] }}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 |  | ns |
| $\mathrm{t}_{\text {SPE }}$ | PKTEND to Clock Setup Time | 14.6 |  | ns |
| $\mathrm{t}_{\text {PEH }}$ | Clock to PKTEND Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay |  | 9.5 | ns |

Table 27. Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK ${ }^{[21]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | IFCLK Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SPE }}$ | PKTEND to Clock Setup Time | 8.6 |  | ns |
| $\mathrm{t}_{\text {PEH }}$ | Clock to PKTEND Hold Time | 2.5 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | Clock to FLAGS Output Propagation Delay |  | 13.5 | ns |

There is no specific timing requirement that should be met for asserting PKTEND pin to asserting SLWR. PKTEND can be asserted with the last data value clocked into the FIFOs or thereafter. The setup time $\mathrm{t}_{\text {SPE }}$ and the hold time $\mathrm{t}_{\text {PEH }}$ must be met.
Although there are no specific timing requirements for the PKTEND assertion, there is a specific corner case condition that needs attention while using the PKTEND to commit a one byte or word packet. There is an additional timing requirement that needs to be met when the FIFO is configured to operate in auto mode and it is required to send two packets back to back: a full packet (full defined as the number of bytes in the FIFO meeting the level set in AUTOINLEN register) committed automatically followed by a short one byte or word packet committed manually using the PKTEND pin. In this scenario, the user must ensure to assert PKTEND at least one clock cycle after the rising edge that
caused the last byte or word to be clocked into the previous auto committed packet. Figure 23 shows this scenario. X is the value the AUTOINLEN register is set to when the IN endpoint is configured to be in auto mode.
Figure 23 shows a scenario where two packets are committed. The first packet gets committed automatically when the number of bytes in the FIFO reaches $X$ (value set in AUTOINLEN register) and the second one byte/word short packet being committed manually using PKTEND.

Note that there is at least one IFCLK cycle timing between the assertion of PKTEND and clocking of the last byte of the previous packet (causing the packet to be committed automatically). Failing to adhere to this timing results in the FX2 failing to send the one byte or word short packet.

Figure 23. Slave FIFO Synchronous Write Sequence and Timing Diagram ${ }^{[20]}$


### 10.12 Slave FIFO Asynchronous Packet End Strobe

Figure 24. Slave FIFO Asynchronous Packet End Strobe Timing Diagram ${ }^{[20]}$


Table 28. Slave FIFO Asynchronous Packet End Strobe Parameters ${ }^{[23]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PEpwl }}$ | PKTEND Pulse Width LOW | 50 |  | ns |
| t PWpwh | PKTEND Pulse Width HIGH | 50 |  | ns |
| $t_{\text {XFLG }}$ | PKTEND to FLAGS Output Propagation Delay |  | 115 | ns |

### 10.13 Slave FIFO Output Enable

Figure 25. Slave FIFO Output Enable Timing Diagram ${ }^{[20]}$


Table 29. Slave FIFO Output Enable Parameters

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Assert to FIFO DATA Output |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Deassert to FIFO DATA Hold |  | 10.5 | ns |

10.14 Slave FIFO Address to Flags/Data

Figure 26. Slave FIFO Address to Flags/Data Timing Diagram ${ }^{[20]}$


Table 30. Slave FIFO Address to Flags/Data Parameters

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {XFLG }}$ | FIFOADR[1:0] to FLAGS Output Propagation Delay |  | 10.7 | ns |
| $t_{\text {XFD }}$ | FIFOADR[1:0] to FIFODATA Output Propagation Delay |  | 14.3 | ns |

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

### 10.15 Slave FIFO Synchronous Address

Figure 27. Slave FIFO Synchronous Address Timing Diagram ${ }^{[20]}$


Table 31. Slave FIFO Synchronous Address Parameters ${ }^{[21]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IFCLK }}$ | Interface Clock Period | 20.83 | 200 | ns |
| $\mathrm{t}_{\text {SFA }}$ | FIFOADR[1:0] to Clock Setup Time | 25 |  | ns |
| $\mathrm{t}_{\text {FAH }}$ | Clock to FIFOADR[1:0] Hold Time | 10 |  | ns |

### 10.16 Slave FIFO Asynchronous Address

Figure 28. Slave FIFO Asynchronous Address Timing Diagram ${ }^{[20]}$


Table 32. Slave FIFO Asynchronous Address Parameters ${ }^{[23]}$

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SFA }}$ | FIFOADR[1:0] to SLRD/SLWR/PKTEND Setup Time | 10 |  | ns |
| $\mathrm{t}_{\text {FAH }}$ | RD/WR/PKTEND to FIFOADR[1:0] Hold Time | 10 |  | ns |

### 10.17 Sequence Diagram

### 10.17.1 Single and Burst Synchronous Read Example

Figure 29. Slave FIFO Synchronous Read Sequence and Timing Diagram ${ }^{[20]}$


Figure 30. Slave FIFO Synchronous Sequence of Events Diagram


Figure 29 shows the timing relationship of the SLAVE FIFO signals during a synchronous FIFO read using IFCLK as the synchronizing clock. The diagram illustrates a single read followed by a burst read.

- At $t=0$ the FIFO address is stable and the signal SLCS is asserted (SLCS may be tied low in some applications). Note that $\mathrm{t}_{\text {SFA }}$ has a minimum of 25 ns . This means when IFCLK is running at 48 MHz , the FIFO address setup time is more than one IFCLK cycle.
$\square$ At $t=1$, SLOE is asserted. SLOE is an output enable only, whose sole function is to drive the data bus. The data that is driven on the bus is the data that the internal FIFO pointer is currently pointing to. In this example it is the first data value in the FIFO. Note: the data is pre-fetched and is driven on the bus when SLOE is asserted.
- At $t=2$, SLRD is asserted. SLRD must meet the setup time of $t_{\text {SRD }}$ (time from asserting the SLRD signal to the rising edge of the IFCLK) and maintain a minimum hold time of $t_{R D H}$ (time from the IFCLK edge to the deassertion of the SLRD signal).

If the SLCS signal is used, it must be asserted before SLRD is asserted (The SLCS and SLRD signals must both be asserted to start a valid read condition).

- The FIFO pointer is updated on the rising edge of the IFCLK, while SLRD is asserted. This starts the propagation of data from the newly addressed location to the data bus. After a propagation delay of $\mathrm{t}_{\text {XFD }}$ (measured from the rising edge of IFCLK) the new data value is present. N is the first data value read from the FIFO. To have data on the FIFO data bus, SLOE MUST also be asserted.
The same sequence of events are shown for a burst read and are marked with the time indicators of $\mathrm{T}=0$ through 5 .
Note For the burst mode, the SLRD and SLOE are left asserted during the entire duration of the read. In the burst read mode, when SLOE is asserted, data indexed by the FIFO pointer is on the data bus. During the first read cycle, on the rising edge of the clock the FIFO pointer is updated and increments to point to address $\mathrm{N}+1$. For each subsequent rising edge of IFCLK, while the SLRD is asserted, the FIFO pointer is incremented and the next data value is placed on the data bus.


### 10.17.2 Single and Burst Synchronous Write

Figure 31. Slave FIFO Synchronous Write Sequence and Timing Diagram ${ }^{[20]}$


The Figure 31 shows the timing relationship of the SLAVE FIFO signals during a synchronous write using IFCLK as the synchronizing clock. The diagram illustrates a single write followed by burst write of 3 bytes and committing all 4 bytes as a short packet using the PKTEND pin.

■ At $\mathrm{t}=0$ the FIFO address is stable and the signal SLCS is asserted. (SLCS may be tied low in some applications) Note that $\mathrm{t}_{\text {SFA }}$ has a minimum of 25 ns . This means when IFCLK is running at 48 MHz , the FIFO address setup time is more than one IFCLK cycle.

- At $\mathrm{t}=1$, the external master/peripheral must outputs the data value onto the data bus with a minimum set up time of $\mathrm{t}_{\mathrm{SFD}}$ before the rising edge of IFCLK.

■ At $\mathrm{t}=2$, SLWR is asserted. The SLWR must meet the setup time of $\mathrm{t}_{\text {SWR }}$ (time from asserting the SLWR signal to the rising edge of IFCLK) and maintain a minimum hold time of $\mathrm{t}_{\text {WRH }}$ (time from the IFCLK edge to the deassertion of the SLWR signal). If the SLCS signal is used, it must be asserted with SLWR or before SLWR is asserted (The SLCS and SLWR signals must both be asserted to start a valid write condition).

While the SLWR is asserted, data is written to the FIFO and on the rising edge of the IFCLK, the FIFO pointer is incremented. The FIFO flag is also updated after a delay of $\mathrm{t}_{\text {XFLG }}$ from the rising edge of the clock.

The same sequence of events are also shown for a burst write and are marked with the time indicators of $\mathrm{T}=0$ through 5 .

Note For the burst mode, SLWR and SLCS are left asserted for the entire duration of writing all the required data values. In this burst write mode, after the SLWR is asserted, the data on the

FIFO data bus is written to the FIFO on every rising edge of IFCLK. The FIFO pointer is updated on each rising edge of IFCLK. In Figure 31, after the four bytes are written to the FIFO, SLWR is deasserted. The short 4 byte packet can be committed to the host by asserting the PKTEND signal.

There is no specific timing requirement that should be met for asserting PKTEND signal with regards to asserting the SLWR signal. PKTEND can be asserted with the last data value or thereafter. The only requirement is that the setup time $\mathrm{t}_{\text {SPE }}$ and the hold time $t_{\text {PEH }}$ must be met. In the scenario of Figure 31, the number of data values committed includes the last value written to the FIFO. In this example, both the data value and the PKTEND signal are clocked on the same rising edge of IFCLK. PKTEND can also be asserted in subsequent clock cycles. The FIFOADDR lines should be held constant during the PKTEND assertion.

Although there are no specific timing requirement for the PKTEND assertion, there is a specific corner case condition that needs attention while using the PKTEND to commit a one byte/word packet. Additional timing requirements exists when the FIFO is configured to operate in auto mode and it is desired to send two packets: a full packet (full defined as the number of bytes in the FIFO meeting the level set in AUTOINLEN register) committed automatically followed by a short one byte or word packet committed manually using the PKTEND pin.
In this case, the external master must ensure to assert the PKTEND pin at least one clock cycle after the rising edge that caused the last byte or word that needs to be clocked into the previous auto committed packet (the packet with the number of bytes equal to what is set in the AUTOINLEN register). Refer to Figure 23 for further details on this timing.
10.17.3 Sequence Diagram of a Single and Burst Asynchronous Read

Figure 32. Slave FIFO Asynchronous Read Sequence and Timing Diagram ${ }^{[20]}$


Figure 33. Slave FIFO Asynchronous Read Sequence of Events Diagram


Figure 32 shows the timing relationship of the SLAVE FIFO signals during an asynchronous FIFO read. It shows a single read followed by a burst read.

■ At $t=0$ the FIFO address is stable and the SLCS signal is asserted.

- At $t=1$, SLOE is asserted. This results in the data bus being driven. The data that is driven on to the bus is previous data, it data that was in the FIFO from a prior read cycle.
- At $t=2$, SLRD is asserted. The SLRD must meet the minimum active pulse of $t_{R D p w l}$ and minimum de-active pulse width of $\mathrm{t}_{\text {RDpwh. }}$. If SLCS is used then, SLCS must be asserted before SLRD is asserted (The SLCS and SLRD signals must both be asserted to start a valid read condition.)

■ The data that is driven, after asserting SLRD, is the updated data from the FIFO. This data is valid after a propagation delay of $\mathrm{t}_{\text {XFD }}$ from the activating edge of SLRD. In Figure 32, data N is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle (SLRD is asserted), SLOE must be in an asserted state. SLRD and SLOE can also be tied together.
The same sequence of events is also shown for a burst read marked with $\mathrm{T}=0$ through 5 .
Note In burst read mode, during SLOE is assertion, the data bus is in a driven state and outputs the previous data. After SLRD is asserted, the data from the FIFO is driven on the data bus (SLOE must also be asserted) and then the FIFO pointer is incremented.
10.17.4 Sequence Diagram of a Single and Burst Asynchronous Write

Figure 34. Slave FIFO Asynchronous Write Sequence and Timing Diagram ${ }^{[20]}$


Figure 34 shows the timing relationship of the SLAVE FIFO write in an asynchronous mode. The diagram shows a single write followed by a burst write of 3 bytes and committing the 4 byte short packet using PKTEND.

- At $t=0$ the FIFO address is applied, insuring that it meets the setup time of $\mathrm{t}_{\text {SFA }}$. If SLCS is used, it must also be asserted (SLCS may be tied low in some applications).
$\square$ At $\mathrm{t}=1$ SLWR is asserted. SLWR must meet the minimum active pulse of $t_{\text {WRpwl }}$ and minimum de-active pulse width of ${ }^{t}$ WRpwh. If the SLCS is used, it must be asserted with SLWR or before SLWR is asserted.

■ At $\mathrm{t}=2$, data must be present on the bus $\mathrm{t}_{\text {SFD }}$ before the deasserting edge of SLWR.

- At $t=3$, deasserting SLWR causes the data to be written from the data bus to the FIFO and then increments the FIFO pointer.

The FIFO flag is also updated after $\mathrm{t}_{\text {XFLG }}$ from the deasserting edge of SLWR.
The same sequence of events are shown for a burst write and is indicated by the timing marks of $\mathrm{T}=0$ through 5 .
Note In the burst write mode, after SLWR is deasserted, the data is written to the FIFO and then the FIFO pointer is incremented to the next byte in the FIFO. The FIFO pointer is post incremented.
In Figure 34 after the four bytes are written to the FIFO and SLWR is deasserted, the short 4 byte packet can be committed to the host using the PKTEND. The external device should be designed to not assert SLWR and the PKTEND signal at the same time. It should be designed to assert the PKTEND after SLWR is deasserted and met the minimum deasserted pulse width. The FIFOADDR lines have to held constant during the PKTEND assertion.

CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A

## 11. Ordering Information

Table 33. Ordering Information

| Ordering Code | Package Type | RAM Size | \# Prog l/Os | 8051 Address /Data Busses |
| :---: | :---: | :---: | :---: | :---: |
| Ideal for battery powered applications |  |  |  |  |
| CY7C68014A-128AXC | 128 TQFP - Pb-Free | 16K | 40 | 16/8 bit |
| CY7C68014A-100AXC | 100 TQFP - Pb-Free | 16K | 40 | - |
| CY7C68014A-56PVXC | 56 SSOP - Pb-Free | 16K | 24 | - |
| CY7C68014A-56LFXC | 56 QFN - Pb-Free | 16K | 24 | - |
| CY7C68014A-56BAXC | 56 VFBGA - Pb-Free | 16K | 24 | - |
| CY7C68016A-56LFXC | 56 QFN - Pb-Free | 16K | 26 | - |
| Ideal for non-battery powered applications |  |  |  |  |
| CY7C68013A-128AXC | 128 TQFP - Pb-Free | 16K | 40 | 16/8 bit |
| CY7C68013A-128AXI | 128 TQFP - Pb-Free (Industrial) | 16K | 40 | 16/8 bit |
| CY7C68013A-100AXC | 100 TQFP - Pb-Free | 16K | 40 | - |
| CY7C68013A-100AXI | 100 TQFP - Pb-Free (Industrial) | 16K | 40 | - |
| CY7C68013A-56PVXC | 56 SSOP - Pb-Free | 16K | 24 | - |
| CY7C68013A-56PVXI | 56 SSOP - Pb-Free (Industrial) | 16K | 24 | - |
| CY7C68013A-56LFXC | 56 QFN - Pb-Free | 16K | 24 | - |
| CY7C68013A-56LFXI | 56 QFN - Pb-Free (Industrial) | 16K | 24 | - |
| CY7C68015A-56LFXC | 56 QFN - Pb-Free | 16K | 26 | - |
| CY7C68013A-56BAXC | 56 VFBGA - Pb-Free | 16K | 24 | - |
| CY7C68013A-56LTXC | 56 QFN | 16K | 24 | - |
| CY7C68013A-56LTXCT | 56 QFN | 16K | 24 | - |
| CY7C68013A-56LTXI | 56 QFN | 16K | 24 | - |
| CY7C68014A-56LTXC | 56 QFN | 16K | 24 | - |
| CY7C68015A-56LTXC | 56 QFN | 16K | 24 | - |
| CY7C68016A-56LTXC | 56 QFN | 16K | 24 | - |
| CY7C68016A-56LTXCT | 56 QFN | 16K | 24 | - |
| Development Tool Kit |  |  |  |  |
| CY3684 | EZ-USB FX2LP Development Kit |  |  |  |
| Reference Design Kit |  |  |  |  |
| CY4611B | USB 2.0 to ATA/ATAPI Reference Design using EZ-USB FX2LP |  |  |  |

## 12. Package Diagrams

The FX2LP is available in five packages:

- 56-pin SSOP
- 56-pin QFN
- 100-pin TQFP
- 128-pin TQFP

■ 56-ball VFBGA
Package Diagrams
Figure 35. 56-Pin Shrunk Small Outline Package O56 (51-85062)


$$
\text { DIMENSIQNS IN INCHES } \frac{\text { MIN. }}{\text { MAX. }}
$$



CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A

Package Diagrams (continued)

Figure 36. 56 -Pin QFN $8 \times 8$ mm LF56A (51-85144)


NOTES:

1. $\triangle$ HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC\#: MO-220
3. PACKAGE WEIGHT: 0.162 g
4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
5. PACKAGE CODE

| PART \# | DESCRIPTION |
| :---: | :---: |
| LF56 | STANDARD |
| LY56 | PB-FREE |

Figure 37. 56-Pin QFN $8 \times 8$ mm (Sawn Version)


SIDE VIEW
BOTTOM VEW


51-85187 *C

CY7C68013A, CY7C68014A CY7C68015A, CY7C68016A

Package Diagrams (continued)
Figure 38. 100-Pin Thin Plastic Quad Flatpack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) A100RA (51-85050)


Package Diagrams (continued)
Figure 39. 128-Pin Thin Plastic Quad Flatpack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) A128 (51-85101)


## Package Diagrams (continued)

Figure 40. 56 VFBGA ( $5 \times 5 \times 1.0 \mathrm{~mm}$ ) 0.50 Pitch, 0.30 Ball BZ56 (001-03901)


## 13. PCB Layout Recommendations

Follow these recommendations to ensure reliable high performance operation: ${ }^{[24]}$

■ Four layer impedance controlled boards are required to maintain signal quality.

■ Specify impedance targets (ask your board vendor what they can achieve).

- To control impedance, maintain trace widths and trace spacing.

■ Minimize stubs to minimize reflected signals.

- Connections between the USB connector shell and signal ground must be near the USB connector.

■ Bypass and flyback caps on VBus, near connector, are recommended.

- DPLUS and DMINUS trace lengths should be kept to within 2 mm of each other in length, with preferred length of 20 to 30 mm .
- Maintain a solid ground plane under the DPLUS and DMINUS traces. Do not allow the plane to split under these traces.

■ Do not place vias on the DPLUS or DMINUS trace routing.

- Isolate the DPLUS and DMINUS traces from all other signal traces by no less than 10 mm .

Note
24. Source for recommendations: EZ-USB FX2 тм PCB Design Recommendations, http://www.cypress.com/cfuploads/support/app_notes/FX2_PCB.pdf and High Speed USB Platform Design Guidelines, http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf.

## 14. Quad Flat Package No Leads (QFN) Package Design Notes

Electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the leads on the bottom surface of the package to the PCB. Hence, special attention is required to the heat transfer area below the package to provide a good thermal bond to the circuit board. Design a Copper (Cu) fill in the PCB as a thermal pad under the package. Heat is transferred from the FX2LP through the device's metal paddle on the bottom side of the package. Heat from here is conducted to the PCB at the thermal pad. It is then conducted from the thermal pad to the PCB inner ground plane by a $5 \times 5$ array of via. A via is a plated through hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.

For further information on this package design refer to Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages. You can find this on Amkor's website http://www.amkor.com.
The application note provides detailed information about board mounting guidelines, soldering flow, rework process, etc.
Figure 41 shows a cross-sectional area underneath the package. The cross section is of only one via. The solder paste template should be designed to allow at least $50 \%$ solder coverage. The thickness of the solder paste template should be 5 mil. Use the No Clean type 3 solder paste for mounting the part. Nitrogen purge is recommended during reflow.
Figure 42 is a plot of the solder mask pattern and Figure 43 displays an X-Ray image of the assembly (darker areas indicate solder).

Figure 41. Cross-section of the Area Underneath the QFN Package


Figure 42. Plot of the Solder Mask (White Area)
[\|\|\|\|\|\|ा।


Figure 43. X-ray Image of the Assembly


## Document History Page

| Document Title: CY7C68013A, CY7C68014A, CY7C68015A, CY7C68016A, EZ-USB FX2LP ${ }^{\text {TM }}$ USB Microcontroller High Speed USB Peripheral Controller <br> Document Number: 38-08032 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Submission Date | Orig. of Change | Description of Change |
| ** | 124316 | 03/17/03 | VCS | New data sheet |
| *A | 128461 | 09/02/03 | VCS | Added PN CY7C68015A throughout data sheet Modified Figure 1 to add ECC block and fix errors Removed word "compatible" where associated with $I^{2} \mathrm{C}$ Corrected grammar and formatting in various locations Updated Sections 3.2.1, 3.9, 3.11, Table 9, Section 5.0 Added Sections 3.15, 3.18.4, 3.20 <br> Modified Figure 5 for clarity <br> Updated Figure 36 to match current spec revision |
| *B | 130335 | 10/09/03 | KKV | Restored PRELIMINARY to header (had been removed in error from rev. *A) |
| *C | 131673 | 02/12/04 | KKU | Section 8.1 changed "certified" to "compliant" Table 14 added parameter $\mathrm{V}_{\mathrm{IH}_{\mathrm{X}} \mathrm{x}}$ and $\mathrm{V}_{\text {IL_ }} \mathrm{x}$ Added Sequence diagrams Section 9.16 Updated Ordering information with lead-free parts Updated Registry Summary <br> Section 3.12.4:example changed to column 8 from column 9 Updated Figure 14 memory write timing Diagram Updated section 3.9 (reset) <br> Updated section 3.15 ECC Generation |
| *D | 230713 | See ECN | KKU | Changed Lead free Marketing part numbers in Table 33 as per spec change in 28-00054. |
| *E | 242398 | See ECN | TMD | Minor Change: data sheet posted to the web, |
| *F | 271169 | See ECN | MON | Added USB-IF Test ID number <br> Added USB 2.0 logo <br> Added values for Isusp, Icc, Power Dissipation, Vih_x, Vil_x <br> Changed VCC from $\pm 10 \%$ to $\pm 5 \%$ <br> Changed E-Pad size to $4.3 \mathrm{~mm} \times 5.0 \mathrm{~mm}$ <br> Changed PKTEND to FLAGS output propagation delay (asynchronous interface) in <br> Table 28 from a max value of 70 ns to 115 ns |
| *G | 316313 | See ECN | MON | Removed CY7C68013A-56PVXCT part availability Added parts ideal for battery powered applications: CY7C68014A, CY7C68016A Provided additional timing restrictions and requirement about the use of PKETEND pin to commit a short one byte/word packet subsequent to committing a packet automatically (when in auto mode). <br> Added Min Vcc Ramp Up time (0 to 3.3v) |
| * H | 338901 | See ECN | MON | Added information about the AUTOPTR1/AUTOPTR2 address timing with regards to data memory read/write timing diagram. <br> Removed TBD for Min value of Clock to FIFO Data Output Propagation Delay ( $\mathrm{t}_{\text {XFD }}$ ) for Slave FIFO Synchronous Read Changed Table 33 to include part CY7C68016A-56LFXC in the part listed for battery powered applications <br> Added register GPCR2 in register summary |
| * | 371097 | See ECN | MON | Added timing for strobing RD\#/WR\# signals when using PortC strobe feature (Section 10.5) |
| *J | 397239 | See ECN | MON | Removed XTALINSRC register from register summary. Changed Vcc margins to $\pm 10 \%$ Added 56-pin VFBGA Pin Package Diagram Added 56-pin VFBGA definition in pin listing Added RDK part number to the Ordering Information table |


| Document Title: CY7C68013A, CY7C68014A, CY7C68015A, CY7C68016A, EZ-USB FX2LP ${ }^{\text {TM }}$ USB Microcontroller High Speed USB Peripheral Controller Document Number: 38-08032 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Submission Date | Orig. of Change | Description of Change |
| *K | 420505 | See ECN | MON | Remove SLCS from figure in Section 10.10. <br> Removed indications that SLRD can be asserted simultaneously with SLCS in Section 10.17.2 and Section 10.17.3 <br> Added Absolute Maximum Temperature Rating for industrial packages in Section 6. Changed number of packages stated in the description in Section 4. to five. <br> Added Table 13 on Thermal Coefficients for various packages |
| *L | 2064406 | See ECN | CMCC/ PYRS | Changed TID number Removed T0OUT and T1OUT from CY7C68015A/16A Updated $\mathrm{t}_{\mathrm{SWR}}$ Min value in Figure 20 Updated 56-lead QFN package diagram |
| *M | 2710327 | 05/22/2009 | DPT | Added 56-Pin QFN (8 X 8 mm ) package diagram Updated ordering information for CY7C68013A-56LTXC, CY7C68013A-56LTXI, CY7C68014A-56LTXC, CY7C68015A-56LTXC, and CY7C68016A-56LTXC parts. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

PSoC
Clocks \& Buffers
Wireless
Memories
Image Sensors
psoc.cypress.com
clocks.cypress.com
wireless.cypress.com
memory.cypress.com
image.cypress.com

## PSoC Solutions

General
Low Power/Low Voltage
psoc.cypress.com/solutions
psoc.cypress.com/low-power Precision Analog psoc.cypress.com/precision-analog LCD Drive

CAN 2.0b psoc.cypress.com/lcd-drive
psoc.cypress.com/can
psoc.cypress.com/usb

[^4]
[^0]:    Note

    1. 115 KBaud operation is also possible by programming the 8051 SMOD0 or SMOD1 bits to a " 1 " for UART0, UART1, or both respectively.
[^1]:    Note
    2. The $I^{2} C$ bus SCL and SDA pins must be pulled up, even if an EEPROM is not connected. Otherwise this detection method does not work properly.

[^2]:    Note

[^3]:    Notes
    20. Dashed lines denote signals with programmable polarity.
    21. GPIF asynchronous RDY ${ }_{x}$ signals have a minimum Setup time of 50 ns when using internal $48-\mathrm{MHz}$ IFCLK.
    22. IFCLK must not exceed 48 MHz .

[^4]:    © Cypress Semiconductor Corporation, 2003-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

    Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Use may be limited by and subject to the applicable Cypress software license agreement

