

# CY62147EV30 MoBL<sup>®</sup> 4-Mbit (256K × 16) Static RAM

### Features

- Very high speed: 45 ns
- Temperature ranges
  □ Industrial: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62147DV30
- Ultra low standby power
   Typical standby current: 1 μA
   Maximum standby current: 7 μA (Industrial)
- Ultra low active power
- □ Typical active current: 2 mA at f = 1 MHz
- $\blacksquare$  Easy memory expansion with  $\overline{\text{CE}}\,^{[1]}$  and  $\overline{\text{OE}}$  features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-ball very fine ball grid array (VFBGA) (single/dual CE option) and 44-pin thin small outline package (TSOP) II packages
- Byte power-down feature

### **Functional Description**

The CY62147EV30 is a high performance CMOS static RAM (SRAM) organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in

portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{CE}$ HIGH or both BLE and BHE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both</u> <u>Byte</u> High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

<u>To write</u> to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified <u>on</u> the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read <u>from</u> the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

# Logic Block Diagram



#### Note

1. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $CE_2$  such that when  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH.

**Cypress Semiconductor Corporation** Document Number: 38-05440 Rev. \*S 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised April 17, 2019



# Contents

Product Portfolio	3
Pin Configurations	3
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	
AC Test Load and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	
Ordering Code Definitions	. 12
Package Diagrams	. 13
Acronyms	. 15
Document Conventions	. 15
Units of Measure	. 15
Document History Page	. 16
Sales, Solutions, and Legal Information	. 20
Worldwide Sales and Design Support	. 20
Products	. 20
PSoC® Solutions	. 20
Cypress Developer Community	. 20
Technical Support	. 20




# **Product Portfolio**


		Power Dissipation				า					
Product	Range	Vc	V <sub>CC</sub> Range (V)			Operating I <sub>CC</sub> (mA)			1	Standby L (uA)	
					(ns)	f = 1 MHz f = f <sub>max</sub>		Standby I <sub>SB2</sub> (µA)			
		Min	Тур <sup>[2]</sup>	Мах		Тур <sup>[2]</sup>	Max	Тур <sup>[2]</sup>	Max	Тур <sup>[2]</sup>	Max
CY62147EV30LL	Industrial	2.2	3.0	3.6	45	2	2.5	15	20	1	7

### **Pin Configurations**

Figure 1. 48-ball VFBGA pinout (Single Chip Enable) <sup>[3, 4]</sup>



### Figure 2. 48-ball VFBGA pinout (Dual Chip Enable) <sup>[3, 4]</sup>



### Figure 3. 44-pin TSOP II pinout <sup>[3]</sup>

Notes

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

3. NC pins are not connected on the die.

4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8Mb, 16Mb, and 32Mb, respectively.



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage to ground potential0.3 V to + 3.9 V (V <sub>CC(max)</sub> + 0.3 V)
DC voltage applied to outputs in High Z state $^{[5,\ 6]}$ 0.3 V to 3.9 V (V $_{CC(max)}$ + 0.3 V)

DC input voltage $[5, 6]$ 0.3 V to 3.9 V (V <sub>CC(max)</sub> + 0.3	V)
Output current into outputs (LOW) 20 r	nA
Static discharge voltage (MIL-STD-883, method 3015) > 2001	١V
Latch-up current> 200 r	nA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>cc</sub></b> <sup>[7]</sup>
CY62147EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V $$

# **Electrical Characteristics**

Over the Operating Range

Demonstern	Description	To at O an diti		45 ns (Industrial)			
Parameter	Description	Test Conditi	ons	Min	Тур <sup>[8]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	2.0	-	_	V	
		I <sub>OH</sub> = −1.0 mA, V <sub>CC</sub> ≥ 2.7	70 V	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	I <sub>OL</sub> = 0.1 mA			0.4	V
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 2.70	V	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		1.8	-	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		-0.3	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	V <sub>CC</sub> = 2.7 V to 3.6 V			0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$	$GND \leq V_I \leq V_{CC}$			+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , output of	$GND \le V_O \le V_{CC}$ , output disabled		-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	15	20	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mÅ CMOS levels	_	2	2.5	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic CE power-down current – CMOS inputs	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \; V, \\ V_{IN} &\geq V_{CC} - 0.2 \; V, \; V_{IN} \leq 0.2 \; V, \\ f &= f_{max} \; (address \; and \; data \; only), \end{split}$		-	1	7	μΑ
		f = 0 ( $\overline{OE}$ , $\overline{BHE}$ , $\overline{BLE}$ and $\overline{WE}$ ), V <sub>CC</sub> = 3.60 V					
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power-down current – CMOS inputs	$\label{eq:central_constraint} \hline \hline$	<u>≤</u> 0.2 V,	-	1	7	μΑ

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IL(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter <sup>[10]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

# **Thermal Resistance**

Parameter [10]	Description	Test Conditions	48-ball VFBGA Package	44-pin TSOP II Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	42.10	55.52	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		23.45	16.03	°C/W

# AC Test Load and Waveforms





Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V




# **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	Тур <sup>[11]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.5	-	-	V
I <sub>CCDR</sub> <sup>[12]</sup>	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	0.8	7	μA
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time		0	-	_	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		45	_	-	ns

### **Data Retention Waveform**

Figure 5. Data Retention Waveform <sup>[15, 16]</sup>



- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25 \text{ °C}$ . 12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating.
- 13. Tested initially and after any design or process changes that may affect these parameters.

<sup>14.</sup> Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min</sub>) ≥ 100 μs or stable at V<sub>CC(min</sub>) ≥ 100 μs.
15. BGA packaged device is offered in single CE and dual CE options. In this data sheet for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
16. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



### Switching Characteristics

Over the Operating Range

Parameter [17, 18]	Description	45 ns (Ir	45 ns (Industrial)			
Parameter [17, 10]	Description	Min	Мах	Unit		
Read Cycle						
t <sub>RC</sub>	Read cycle time	45	-	ns		
t <sub>AA</sub>	Address to data valid	-	45	ns		
t <sub>OHA</sub>	Data hold from address change	10	-	ns		
t <sub>ACE</sub>	CE LOW to data valid	-	45	ns		
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns		
t <sub>LZOE</sub>	OE LOW to low Z <sup>[19]</sup>	5	_	ns		
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[19, 20]</sup>	-	18	ns		
t <sub>LZCE</sub>	CE LOW to low Z <sup>[19]</sup>	10	_	ns		
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[19, 20]</sup>	_	18	ns		
t <sub>PU</sub>	CE LOW to power-up	0	_	ns		
t <sub>PD</sub>	CE HIGH to power-down	_	45	ns		
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	45	ns		
t <sub>LZBE</sub>	BLE/BHE LOW to low Z <sup>[19, 21]</sup>	5	_	ns		
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z <sup>[19, 20]</sup>	-	18	ns		
Write Cycle [22, 23	3]		•	•		
t <sub>WC</sub>	Write cycle time	45	_	ns		
t <sub>SCE</sub>	CE LOW to write end	35	_	ns		
t <sub>AW</sub>	Address setup to write end	35	_	ns		
t <sub>HA</sub>	Address hold from write end	0	_	ns		
t <sub>SA</sub>	Address setup to write start	0	_	ns		
t <sub>PWE</sub>	WE pulse width	35	_	ns		
t <sub>BW</sub>	BLE/BHE LOW to write end	35	-	ns		
t <sub>SD</sub>	Data setup to write end	25	-	ns		
t <sub>HD</sub>	Data hold from write end	0	-	ns		
t <sub>HZWE</sub>	WE LOW to high Z <sup>[19, 20]</sup> –					
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[19]</sup>	10	-	ns		

Notes


19. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZDE}$ ,  $t_{HZCE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device. 20.  $t_{HZCE}$ ,  $t_{HZCE}$ ,  $t_{HZEE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state. 21. If both byte enables are toggled together, this value is 10 ns.

22. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{|L}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 23. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{OE}$  LOW) should be equal to the sum of tsD and tHZWE.

<sup>17.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V<sub>CC(typ</sub>)/2, input pulse levels of 0 to V<sub>CC(typ</sub>), and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 4 on page 5.
18. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.



### **Switching Waveforms**






Figure 7. Read Cycle No. 2 (OE Controlled) <sup>[25, 26, 27]</sup>

#### Notes

CURRENT

- 24. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 25. WE is HIGH for read cycle.


26. BGA packaged device is <u>offered</u> in single CE and dual CE options. In this data sheet, for <u>a</u> dual CE device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $CE_2$  such that when  $CE_1$  is LOW and <u>CE\_2</u> is <u>HIGH</u>, CE is LOW. For all other cases CE is HIGH. 27. Address valid before or similar to CE and BHE, BLE transition LOW.

 $I_{SB}$ 





### Switching Waveforms (continued)



- 28. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH. 29. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 30. Data I/O is high impedance if  $\overline{OE} = V_{IL}$ . 31. If  $\overline{CE}$  goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state. 32. During this period, the I/Os are in output state. Do not apply input signals.



### Switching Waveforms (continued)





Figure 10. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [33, 34, 35]

Figure 11. Write Cycle No. 4 (BHE/BLE Controlled) [33, 34]



- 33. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
   34. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.
- 35. The minimum write cycle pulse width should be equal to the sum of tSD and tHZWE.
- 36. During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

<b>CE</b> <sup>[37, 38]</sup>	WE	OE	BHE	BLE	I/Os	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

<sup>Notes
37. BGA packaged device is offered in single CE and dual CE options. In this data sheet for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
38. For the Dual Chip Enable device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
38. For the Dual Chip Enable device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. For all other cases CE is HIGH.
39. For the Dual Chip Enable device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. For all other cases CE is HIGH. Intermediate voltage levels are not permitted on any of the Chip Enable pins (CE for the Single Chip Enable device; CE<sub>1</sub> and CE<sub>2</sub> for the Dual Chip Enable device).</sup> 




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV30LL-45BVI	51-85150	48-ball VFBGA <sup>[39]</sup>	Industrial
	CY62147EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free) <sup>[39]</sup>	
	CY62147EV30LL-45B2XI	51-85150	48-ball VFBGA (Pb-free) <sup>[40]</sup>	
	CY62147EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

### **Ordering Code Definitions**




Notes

39. This BGA package is offered with single chip enable.40. This BGA package is offered with dual chip enable.



### **Package Diagrams**



0.81

0.35

8.00 BSC

6.00 BSC

5.25 BSC

3.75 BSC

8

6 48

0.30

0.75 BSC

0.75 BSC

0.375 BSC

0.375 BSC

A2

D

Е

D1

E1

MD

ME

n

ØЬ

еE

eD

SD

SE

0.25

Figure 12. 48-ball VFBGA (6.0 × 8.0 × 1.0 mm) Package Outline, 51-85150

- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3,
- 4. REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- bit
   DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE

   PARALLEL TO DATUM C.
- 'SD" AND 'SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE

   THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

\*\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

#### 51-85150 \*I



### Package Diagrams (continued)




Figure 13. 44-pin TSOP II Package Outline, 51-85087

51-85087 \*E



# Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt





# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201861	AJU	01/13/2004	New data sheet.
*A	247009	SYT	07/27/2004	Changed status from Advanced Information to Preliminary. Updated Operating Range: Updated Note 7 (Replaced 100 $\mu$ s with 200 $\mu$ s). Updated Data Retention Characteristics: Changed maximum value of I <sub>CCDR</sub> parameter from 2.0 $\mu$ A to 2.5 $\mu$ A. Changed minimum value of t <sub>R</sub> parameter from 100 $\mu$ s to t <sub>RC</sub> ns. Updated Switching Characteristics: Changed minimum value of t <sub>OHA</sub> parameter from 6 ns to 10 ns corresponding to both 35 ns and 45 ns speed bins. Changed maximum value of t <sub>DOE</sub> parameter from 15 ns to 18 ns corresponding to 35 ns speed bin. Changed maximum value of t <sub>HZOE</sub> , t <sub>HZBE</sub> , t <sub>HZWE</sub> parameters from 12 ns to 15 ns corresponding to 35 ns speed bin and from 15 ns to 18 ns corresponding to 45 ns speed bin. Changed minimum value of t <sub>SCE</sub> , t <sub>BW</sub> parameters from 25 ns to 30 ns corresponding to 35 ns speed bin. Changed minimum value of t <sub>SCE</sub> , t <sub>BW</sub> parameters from 25 ns to 30 ns corresponding to 35 ns speed bin. Changed minimum value of t <sub>HZCE</sub> parameter from 15 ns to 18 ns corresponding to 35 ns speed bin and from 40 ns to 35 ns corresponding to 45 ns speed bin. Changed maximum value of t <sub>HZCE</sub> parameter from 12 ns to 18 ns corresponding to 35 ns speed bin and from 15 ns to 22 ns corresponding to 45 ns speed bin. Changed minimum value of t <sub>HZCE</sub> parameter from 15 ns to 18 ns corresponding to 35 ns speed bin and from 20 ns to 22 <u>ns corresponding</u> to 45 ns speed bin Removed Note "If both Byte Enables (BHE and BLE) are toggled together then this value is 6 ns min. Otherwise this value is 3 ns min." and its reference in t <sub>LZBE</sub> parameter. Updated Ordering Information: Updated part numbers.
*В	414807	ZSD	12/16/2005	Changed status from Preliminary to Final. Removed 35 ns speed bin related information in all instances across the document. Removed "L" version (of CY62147EV30) related information in all instances across the document. Updated Product Portfolio: Changed typical value of "Operating I <sub>CC</sub> " from 1.5 mA to 2 mA at "f = 1 MHz Changed maximum value of "Operating I <sub>CC</sub> " from 2 mA to 2.5 mA at "f = 1 MHz". Changed typical value of "Operating I <sub>CC</sub> " from 12 mA to 15 mA at "f = f <sub>max</sub> Updated Pin Configurations: Updated figure "48-ball VFBGA pinout" (Replaced DNU with NC in ball E3 Removed Note "DNU pins have to be left floating or tied to V <sub>SS</sub> to ensure proper application." and its reference.



# Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*B (cont.)	414807	ZSD	12/16/2005	Updated Electrical Characteristics: Changed typical value of $I_{CC}$ parameter from 12 mA to 15 mA corresponding to Test Condition "f = $f_{max}$ ". Changed typical value of $I_{CC}$ parameter from 1.5 mA to 2 mA corresponding to Test Condition "f = 1 MHz". Changed maximum value of $I_{CC}$ parameter from 2 mA to 2.5 mA corresponding to Test Condition "f = 1 MHz". Changed typical value of $I_{SB1}$ , $I_{SB2}$ parameters from 0.7 $\mu$ A to 1 $\mu$ A. Changed maximum value of $I_{SB1}$ , $I_{SB2}$ parameters from 2.5 $\mu$ A to 7 $\mu$ A. Changed AC Test Load and Waveforms: Changed AC Test Load Capacitance from 50 pF to 30 pF. Updated Data Retention Characteristics: Added typical value of $I_{CCDR}$ parameter. Changed maximum value of $I_{CCDR}$ parameter from 2.5 $\mu$ A to 7 $\mu$ A. Updated Switching Characteristics: Changed minimum value of $I_{LZOE}$ parameter from 3 ns to 5 ns. Changed minimum value of $t_{LZOE}$ parameter from 22 ns to 18 ns. Changed minimum value of $t_{HZCE}$ parameter from 22 ns to 18 ns. Changed minimum value of $t_{BD}$ parameter from 22 ns to 25 ns. Updated Ordering Information: Updated part numbers. Removed "Package Name" column. Added "Package Diagrams" column. Added "Package Diagrams" column. Updated to new template.
*C	464503	NXR	05/25/2006	Added Automotive-E Temperature Range related information in all instances across the document and assigned Preliminary status (shaded the area) in required places. Added 55 ns speed bin related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*D	925501	VKN	04/09/2007	Added Automotive-A Temperature Range related information in all instances across the document and assigned Preliminary status (shaded the area) in required places. Updated Electrical Characteristics: Added Note 9 and referred the same note in I <sub>SB2</sub> parameter. Updated Data Retention Characteristics: Added Note 12 and referred the same note in I <sub>CCDR</sub> parameter. Updated Switching Characteristics: Added Note 18 and referred the same note in "Parameter" column.
*E	1045701	VKN	05/07/2007	Changed status of Automotive-A and Automotive-E Temperature Range related information from Preliminary to Final (unshaded the area).
*F	2577505	VKN / PYRS	10/03/2008	Updated Ordering Information: Updated part numbers. Updated to new template.
*G	2681901	VKN / PYRS	04/01/2009	Updated Ordering Information: Updated part numbers.



# Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*H	2886488	AJU	03/02/2010	Updated Truth Table: Added Note 38 and referred the same note in "CE" column. Updated Package Diagrams: spec 51-85150 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *A to *C. Updated to new template.
*	3109050	PRAS	12/13/2010	Changed Table Footnotes to Notes in all instances across the document. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Updated Package Diagrams: spec 51-85150 – Changed revision from *E to *F.
*J	3123973	RAME	01/31/2011	Removed Automotive-A and Automotive-E Temperature Range related information in all instances across the document. Updated Ordering Information: Updated part numbers. Added Acronyms and Units of Measure.
*K	3296744	RAME	08/09/2011	Updated Functional Description: Updated description. Updated Electrical Characteristics: Updated Note 9. Referred Note 9 in I <sub>SB1</sub> parameter. Updated Data Retention Characteristics: Updated Note 12. Updated Switching Characteristics: Added Note 21 and referred the same note in the description of t <sub>LZBE</sub> parameter. Completing Sunset Review.
*L	3456837	TAVA	12/06/2011	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *G. spec 51-85087 – Changed revision from *C to *D. Updated to new template.
*M	3724736	JISH	08/23/2012	Fixed typo errors. Minor clean-up. Completing Sunset Review.
*N	4102445	VINI	08/22/2013	Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*0	4576526	VINI	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the en Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10.
*P	4918858	VINI	09/14/2015	Updated Switching Waveforms: Updated Figure 11 (Updated caption only (Removed "OE LOW")). Updated to new template. Completing Sunset Review.



## Document History Page (continued)

	Document Title: CY62147EV30 MoBL <sup>®</sup> , 4-Mbit (256K × 16) Static RAM Document Number: 38-05440				
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
*Q	5445135	VINI	09/22/2016	Updated Thermal Resistance: Updated values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters corresponding to all packages. Updated to new template. Completing Sunset Review.	
*R	5984537	AESATMP9	12/05/2017	Updated Cypress Logo and Copyright.	
*S	6548255	VINI	04/17/2019	Updated Package Diagrams: spec 51-85150 – Changed revision from *H to *I. Updated to new template.	



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2004–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OX SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In events and described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly damage, properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part,

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.