# HIGH SPEED 2K X 16 DUAL-PORT SRAM

IDT7133SA/LA
IDT7143SA/LA

Features

- **High-speed access**
  - *Military: 35/55/70/90ns (max.)*
  - *Industrial: 25/55ns (max.)*
  - *Commercial: 20/25/35/45/55/70/90ns (max.)*
- **Low-power operation**
  - *IDT7133/43SA*
    Active: 1150mW (typ.)
    Standby: 5mW (typ.)
  - *IDT7133/43LA*
    Active: 1050mW (typ.)
    Standby: 1mW (typ.)
- **Versatile control for write: separate write control for lower and upper byte of each port**

- **MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143**
- **On-chip port arbitration logic (IDT7133 only)**
- **$\overline{BUSY}$ output flag on IDT7133; $\overline{BUSY}$ input on IDT7143**
- **Fully asynchronous operation from either port**
- **Battery backup operation–2V data retention**
- **TTL-compatible; single 5V (±10%) power supply**
- **Available in 68-pin ceramic PGA, Flatpack, PLCC and 100-pin TQFP**
- **Military product compliant to MIL-PRF-38535 QML**
- **Industrial temperature range (–40°C to +85°C) is available for selected speeds**
- **Green parts available, see ordering information**

Functional Block Diagram

2746 drw 01

NOTE:
1. IDT7133 (MASTER): $\overline{BUSY}$ is open drain output and requires pull-up resistor.
   IDT7143 (SLAVE): $\overline{BUSY}$ is input.

1

Description

The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{CE}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, 68-pin PLCC and 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Pin Configurations[1,2,3]

IDT7133/43
J68-1 / F68-1[4]

68-Pin PLCC/Flatpack
Top View[5]

2746 drw 02

IDT7133/43PF
PN100-1[4]

100-Pin TQFP
Top View[5]

2746 drw 03

NOTES:
1. Both Vcc pins must be connected to the power supply to ensure reliable operation.
2. Both GND pins must be connected to the ground supply to ensure reliable operation.
3. J68-Package body is approximately 0.95 in x 0.95 in x 0.17 in.
   F68-Package body is approximately 1.18 in x 1.18 in x 0.16 in.
   PN100-Package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

2

Pin Configurations[1,2,3] (con't.)

	A	B	C	D	E	F	G	H	J	K	L
11		51 A$_{6L}$	50 A$_{5L}$	48 A$_{3L}$	46 A$_{1L}$	44 $\overline{BUSY}_L$	42 $\overline{CE}_R$	40 A$_{0R}$	38 A$_{2R}$	36 A$_{4R}$	
10	53 A$_{8L}$	52 A$_{7L}$	49 A$_{4L}$	47 A$_{2L}$	45 A$_{0L}$	43 $\overline{CE}_L$	41 $\overline{BUSY}_R$	39 A$_{1R}$	37 A$_{3R}$	35 A$_{5R}$	34 A$_{6R}$
09	55 A$_{10L}$	54 A$_{9L}$								32 A$_{8R}$	33 A$_{7R}$
08	57 R/$\overline{W}_{LLB}$	56 $\overline{OE}_L$								30 A$_{10R}$	31 A$_{9R}$
07	59 V$_{CC}$(1)	58 R/$\overline{W}_{LUB}$			IDT7133/43G	GU68-1[4]				28 R/$\overline{W}_{RLB}$	29 $\overline{OE}_R$
06	61 I/O$_{1L}$	60 I/O$_{0L}$			68-Pin PGA					26 GND(2)	27 R/$\overline{W}_{RUB}$
05	63 I/O$_{3L}$	62 I/O$_{2L}$			Top View(5)					24 I/O$_{14R}$	25 I/O$_{15R}$
04	65 I/O$_{5L}$	64 I/O$_{4L}$								22 I/O$_{12R}$	23 I/O$_{13R}$
03	67 I/O$_{7L}$	66 I/O$_{6L}$								20 I/O$_{10R}$	21 I/O$_{11R}$
02	68 I/O$_{8L}$	1 I/O$_{9L}$	3 I/O$_{11L}$	5 I/O$_{13L}$	7 I/O$_{15L}$	9 GND(2)	11 I/O$_{1R}$	13 I/O$_{3R}$	15 I/O$_{5R}$	18 I/O$_{8R}$	19 I/O$_{9R}$
01		2 I/O$_{10L}$	4 I/O$_{12L}$	6 I/O$_{14L}$	8 V$_{CC}$(1)	10 I/O$_{0R}$	12 I/O$_{2R}$	14 I/O$_{4R}$	16 I/O$_{6R}$	17 I/O$_{7R}$	

Pin 1 Designator — A

2746 drw 04

**NOTES:**
1. Both V$_{CC}$ pins must be connected to the power supply to ensure reliable operation.
2. Both GND pins must be connected to the ground supply to ensure reliable operation.
3. Package body is approximately 1.18 in x 1.18 in x 0.16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
$\overline{CE}_L$	$\overline{CE}_R$	Chip Enable
R/$\overline{W}_{LUB}$	R/$\overline{W}_{RUB}$	Upper Byte Read/Write Enable
R/$\overline{W}_{LLB}$	R/$\overline{W}_{RLB}$	Lower Byte Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A$_{0L}$ - A$_{10L}$	A$_{0R}$ - A$_{10R}$	Address
I/O$_{0L}$ - I/O$_{15L}$	I/O$_{0R}$ - I/O$_{15R}$	Data Input/Output
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
V$_{CC}$		Power
GND		Ground

2746 tbl 01

Absolute Maximum Ratings[1]

Symbol	Rating	Commercial & Industrial	Military	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-65 to +150	-65 to +150	°C
P_T	Power Dissipation	2.0	2.0	W
I_{OUT}	DC Output Current	50	50	mA

2746 tbl 02

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq$ 20mA for the period of $V_{TERM} \geq$ Vcc + 10%.

Capacitance (T$_A$ = +25°C, f = 1.0mhz)

Symbol	Parameter[1]	Conditions[2]	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	11	pF
C_{OUT}	Output Capacitance	V_{OUT} = 3dV	11	pF

2746 tbl 03

NOTES:
1. This parameter is determined by device characterization but is not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage[1,2]

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V $\pm$ 10%
Commercial	0°C to +70°C	0V	5.0V $\pm$ 10%
Industrial	-40°C to +85°C	0V	5.0V $\pm$ 10%

2746 tbl 04

NOTES:
1. This is the parameter T$_A$. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.2	—	6.0[2]	V
V_{IL}	Input Low Voltage	-0.5[1]	—	0.8	V

2746 tbl 05

NOTES:
1. V_{IL} (min.) = -1.5V for pulse width less than 10ns.
2. V_{TERM} must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Either port, V$_{CC}$ = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	7133SA 7143SA Min.	7133SA 7143SA Max.	7133LA 7143LA Min.	7133LA 7143LA Max.	Unit
$|I_{LI}|$	Input Leakage Current[1]	Vcc = 5.5V, V_{IN} = 0V to Vcc	—	10	—	5	µA
$|I_{LO}|$	Output Leakage Current	$\overline{CE}$ = V_{IH}, V_{OUT} = 0V to Vcc	—	10	—	5	µA
V_{OL}	Output Low Voltage (I/O0-I/O15)	I_{OL} = 4mA	—	0.4	—	0.4	V
V_{OL}	Open Drain Output Low Voltage (BUSY)	I_{OL} = 16mA	—	0.5	—	0.5	V
V_{OH}	Output High Voltage	I_{OH} = -4mA	2.4	—	2.4	—	V

2746 tbl 06

NOTE:
1. At Vcc $\leq$ 2.0V, input leakages are undefined.

DC Electrical Characteristics Operating Temperature and Supply Voltage Range[2] (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version		7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l & Ind		7133X35 7143X35 Com'l & Military		Unit
					Typ.[1]	Max.	Typ.[1]	Max.	Typ.[1]	Max.	
I_{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = V$_{IL}$, Outputs Disabled f = f$_{MAX}$[3]	COM'L	S L	250 230	310 280	250 230	300 270	240 210	295 250	mA
			MIL & IND	S L	— —	— —	250 230	330 300	240 220	325 295	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}$L and $\overline{CE}$R = V$_{IH}$ f = f$_{MAX}$[3]	COM'L	S L	25 25	80 70	25 25	80 70	25 25	70 60	mA
			MIL & IND	S L	— —	— —	25 25	90 80	25 25	75 65	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$"A" = V$_{IL}$ and $\overline{CE}$"B" = V$_{IH}$[4] f=f$_{MAX}$[3] Active Port Outputs Disabled	COM'L	S L	140 120	200 180	140 100	200 170	120 100	180 160	mA
			MIL & IND	S L	— —	— —	140 100	230 190	120 100	200 180	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}$L and $\overline{CE}$R > V$_{CC}$ - 0.2V V$_{IN}$ > V$_{CC}$ - 0.2V or V$_{IN}$ < 0.2V, f = 0[4]	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	mA
			MIL & IND	S L	— —	— —	1.0 0.2	30 10	1.0 0.2	30 10	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}$"A" < 0.2V and $\overline{CE}$"B" > V$_{CC}$ - 0.2V[5] V$_{IN}$ > V$_{CC}$ - 0.2V or V$_{IN}$ < 0.2V Active Port Outputs Disabled f = f$_{MAX}$[3]	COM'L	S L	140 120	190 170	140 120	190 170	120 100	170 150	mA
			MIL & IND	S L	— —	— —	140 120	220 200	120 100	190 170	

2746 tbl 07a

Symbol	Parameter	Test Condition	Version		7133X45 7143X45 Com'l Only		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military		Unit
					Typ.[1]	Max.	Typ.[1]	Max.	Typ.[1]	Max.	
I_{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = V$_{IL}$, Outputs Disabled f = f$_{MAX}$[3]	COM'L	S L	230 210	290 250	230 210	285 250	230 210	280 250	mA
			MIL & IND	S L	— —	— —	230 210	315 285	230 210	310 280	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}$L and $\overline{CE}$R = V$_{IH}$ f = f$_{MAX}$[3]	COM'L	S L	25 25	75 65	25 25	70 60	25 25	70 60	mA
			MIL & IND	S L	— —	— —	25 25	80 70	25 25	75 65	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$"A" = V$_{IL}$ and $\overline{CE}$"B" = V$_{IH}$[4] f=f$_{MAX}$[3] Active Port Outputs Disabled	COM'L	S L	120 100	190 170	120 100	180 160	120 100	180 160	mA
			MIL & IND	S L	— —	— —	120 100	210 190	120 100	200 180	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}$L and $\overline{CE}$R > V$_{CC}$ - 0.2V V$_{IN}$ > V$_{CC}$ - 0.2V or V$_{IN}$ < 0.2V, f = 0[4]	COM'L	S L	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	mA
			MIL & IND	S L	— —	— —	1.0 0.2	30 10	1.0 0.2	30 10	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}$"A" < 0.2V and $\overline{CE}$"B" > V$_{CC}$ - 0.2V[5] V$_{IN}$ > V$_{CC}$ - 0.2V or V$_{IN}$ < 0.2V Active Port Outputs Disabled f = f$_{MAX}$[3]	COM'L	S L	120 100	180 160	120 100	170 150	120 100	170 150	mA
			MIL & IND	S L	— —	— —	120 100	200 180	120 100	190 170	

2746 tbl 07b

NOTES:
1. V$_{CC}$ = 5V, T$_A$ = +25°C for Typ., and are not production tested. I$_{CCDC}$ = 180mA (typ.)
2. 'X' in part number indicates power rating (SA or LA)
3. At f = f$_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ t$_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Data Retention Characteristics

### (LA Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Condition		7133LA/7143LA			Unit
				Min.	Typ.[1]	Max.	
V_{DR}	V_{CC} for Data Retention	$V_{CC} = 2V$		2.0	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CE} \geq V_{HC}$	MIL. & IND.	—	100	4000	µA
		$V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	COM'L.	—	100	1500	
t_{CDR}[3]	Chip Deselect to Data Retention Time			0	—	—	V
t_R[3]	Operation Recovery Time			t_{RC}[2]	—	—	V

2746 tbl 08

NOTES:
1. $V_{CC} = 2V$, $T_A = +25°C$, and are not production tested.
2. t_{RC} = Read Cycle Time
3. This parameter is guaranteed by device characterization but is not production tested.

Data Retention Waveform

2746 drw 05

AC Test Conditions

|	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2 and 3

2746 tbl 09

Figure 1. AC Output Test Load

Figure 2. Output Load
**(for t$_{LZ}$, t$_{HZ}$, twz, tow)**
*Including scope and jig

2746 drw 06

Figure 3. $\overline{BUSY}$ Output Load
(IDT7133 only)

6

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage[3]

| Symbol	Parameter	7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l & Ind		7133X35 7143X35 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Read Cycle Time	20	—	25	—	35	—	ns
t_{AA}	Address Access Time	—	20	—	25	—	35	ns
t_{ACE}	Chip Enable Access Time	—	20	—	25	—	35	ns
t_{AOE}	Output Enable Access Time	—	12	—	15	—	20	ns
t_{OH}	Output Hold from Address Change	0	—	0	—	0	—	ns
t_{LZ}	Output Low-Z Time[1,2]	0	—	0	—	0	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	12	—	15	—	20	ns
t_{PU}	Chip Enable to Power Up Time[2]	0	—	0	—	0	—	ns
t_{PD}	Chip Disable to Power Down Time[2]	—	20	—	50	—	50	ns

2746 tbl 10a

| Symbol	Parameter	7133X45 7143X45 Com'l Only		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Read Cycle Time	45	—	55	—	70/90	—	ns
t_{AA}	Address Access Time	—	45	—	55	—	70/90	ns
t_{ACE}	Chip Enable Access Time	—	45	—	55	—	70/90	ns
t_{AOE}	Output Enable Access Time	—	25	—	30	—	40/40	ns
t_{OH}	Output Hold from Address Change	0	—	0	—	0/0	—	ns
t_{LZ}	Output Low-Z Time[1,2]	0	—	5	—	5/5	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	20	—	20	—	25/25	ns
t_{PU}	Chip Enable to Power Up Time[2]	0	—	0	—	0/0	—	ns
t_{PD}	Chip Disable to Power Down Time[2]	—	50	—	50	—	50/50	ns

2746 tbl 10b

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. 'X' in part number indicates power rating (SA or LA).

7

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE[5]

2746 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE[5]

2746 drw 08

NOTES:
1. Timing depends on which signal is asserted last, $\overline{OE}$ or $\overline{CE}$.
2. Timing depends on which signal is deasserted first, $\overline{OE}$ or $\overline{CE}$.
3. t_{BDD} delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, $\overline{BUSY}$ has no relationship to valid output data.
4. Start of valid data depends on which timing becomes effective last, t_{AOE}, t_{ACE}, t_{AA}, or t_{BDD}.
5. $R/\overline{W} = V_{IH}$, and the address is valid prior to or coincidental with $\overline{CE}$ transition LOW.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage[5]

Symbol	Parameter	7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l & Ind		7133X35 7143X35 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t_{WC}	Write Cycle Time[3]	20	—	25	—	35	—	ns
t_{EW}	Chip Enable to End-of-Write	15	—	20	—	25	—	ns
t_{AW}	Address Valid to End-of-Write	15	—	20	—	25	—	ns
t_{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t_{WP}	Write Pulse Width	15	—	20	—	25	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t_{DW}	Data Valid to End-of-Write	15	—	15	—	20	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	12	—	15	—	20	ns
t_{DH}	Data Hold Time[4]	0	—	0	—	0	—	ns
t_{WZ}	Write Enable to Output in High-Z[1,2]	—	12	—	15	—	20	ns
t_{OW}	Output Active from End-of-Write[1,2,4]	0	—	0	—	0	—	ns

2746 tbl 11a

Symbol	Parameter	7133X45 7143X45 Com'l Only		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t_{WC}	Write Cycle Time[3]	45	—	55	—	70/90	—	ns
t_{EW}	Chip Enable to End-of-Write	30	—	40	—	50/50	—	ns
t_{AW}	Address Valid to End-of-Write	30	—	40	—	50/50	—	ns
t_{AS}	Address Set-up Time	0	—	0	—	0/0	—	ns
t_{WP}	Write Pulse Width	30	—	40	—	50/50	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0/0	—	ns
t_{DW}	Data Valid to End-of-Write	20	—	25	—	30/30	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	20	—	20	—	25/25	ns
t_{DH}	Data Hold Time[4]	5	—	5	—	5/5	—	ns
t_{WZ}	Write Enable to Output in High-Z[1,2]	—	20	—	20	—	25/25	ns
t_{OW}	Output Active from End-of-Write[1,2,4]	5	—	5	—	5/5	—	ns

2746 tbl 11b

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage from the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization but not production tested.
3. For MASTER/SLAVE combination, t_{WC} = t_{BAA} + t_{WR} + t_{WP}, since R/$\overline{W}$ = V_{IL} must occur after t_{BAA}.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operation conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. 'X' in part number indicates power rating (SA or LA).

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage[6]

| Symbol	Parameter	7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l & Ind		7133X35 7143X35 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$\overline{BUSY}$ TIMING (For MASTER 71V33)								
t_{BAA}	$\overline{BUSY}$ Access Time from Address	—	20	—	20	—	30	ns
t_{BDA}	$\overline{BUSY}$ Disable Time from Address	—	20	—	20	—	30	ns
t_{BAC}	$\overline{BUSY}$ Access Time from Chip Enable	—	20	—	20	—	25	ns
t_{BDC}	$\overline{BUSY}$ Disable Time from Chip Enable	—	17	—	20	—	25	ns
t_{WDD}	Write Pulse to Data Delay[1]	—	40	—	50	—	60	ns
t_{DDD}	Write Data Valid to Read Data Delay[1]	—	30	—	35	—	45	ns
t_{BDD}	$\overline{BUSY}$ Disable to Valid Data[2]	—	25	—	30	—	35	ns
t_{APS}	Arbitration Priority Set-up Time[3]	5	—	5	—	5	—	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	20	—	20	—	25	—	ns
$\overline{BUSY}$ INPUT TIMING (For SLAVE 71V43)								
t_{WB}	$\overline{BUSY}$ Input to Write[4]	0	—	0	—	0	—	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	20	—	20	—	25	—	ns
t_{WDD}	Write Pulse to Data Delay[1]	—	40	—	50	—	60	ns
t_{DDD}	Write Data Valid to Read Data Delay[1]	—	30	—	35	—	45	ns

2746 tbl 12a

| Symbol	Parameter	7133X45 7143X45 Com'l Only		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$\overline{BUSY}$ TIMING (For MASTER 71V33)								
t_{BAA}	$\overline{BUSY}$ Access Time from Address	—	40	—	40	—	45/45	ns
t_{BDA}	$\overline{BUSY}$ Disable Time from Address	—	40	—	40	—	45/45	ns
t_{BAC}	$\overline{BUSY}$ Access Time from Chip Enable	—	30	—	35	—	35/35	ns
t_{BDC}	$\overline{BUSY}$ Disable Time from Chip Enable	—	25	—	30	—	30/30	ns
t_{WDD}	Write Pulse to Data Delay[1]	—	80	—	80	—	90/90	ns
t_{DDD}	Write Data Valid to Read Data Delay[1]	—	55	—	55	—	70/70	ns
t_{BDD}	$\overline{BUSY}$ Disable to Valid Data[2]	—	40	—	40	—	40/40	ns
t_{APS}	Arbitration Priority Set-up Time[3]	5	—	5	—	5/5	—	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	30	—	30	—	30/30	—	ns
$\overline{BUSY}$ INPUT TIMING (For SLAVE 71V43)								
t_{WB}	$\overline{BUSY}$ Input to Write[4]	0	—	0	—	0/0	—	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	30	—	30	—	30/30	—	ns
t_{WDD}	Write Pulse to Data Delay[1]	—	80	—	80	—	90/90	ns
t_{DDD}	Write Data Valid to Read Data Delay[1]	—	55	—	55	—	70/70	ns

2746 tbl 12b

NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy".
2. t_{BDD} is calculated parameter and is greater of 0, t_{WDD} - t_{WP} (actual) or t_{DDD} - t_{DW} (actual).
3. To ensure that the earlier of the two ports wins.
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part number indicates power rating (SA or LA).

Timing Waveform of Write Cycle No. 1 (R/$\overline{W}$ Controlled Timing)[1,5,8]

2746 drw 09

Write Cycle No. 2 ($\overline{CE}$ Controlled Timing)[1,5]



2746 drw 10

NOTES:
1. R/$\overline{W}$ or $\overline{CE}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a $\overline{CE}$ = V_{IL} and a R/$\overline{W}$ = V_{IL}.
3. t_{WR} is measured from the earlier of $\overline{CE}$ or R/$\overline{W}$ going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{CE}$ LOW transition occurs simultaneously with or after the R/$\overline{W}$ LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal ($\overline{CE}$ or R/$\overline{W}$) is asserted last.
7. Timing depends on which enable signal is de-asserted first, $\overline{CE}$ or $\overline{OE}$.
8. If $\overline{OE}$ is LOW during a R/$\overline{W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW}. If $\overline{OE}$ is HIGH during an R/$\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.
9. R/$\overline{W}$ for either upper or lower byte.

## Timing Waveform of Write with Port-to-Port Read and $\overline{BUSY}$[1,2,3]

2746 drw 11

NOTES:
1. To ensure that the earlier of the two ports wins, t_{APS} is ignored for Slave (IDT7143).
2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$
3. $\overline{OE} = V_{IL}$ for the reading port.
4. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

## Timing Waveform of Write with $\overline{BUSY}$[3]

2746 drw 12

NOTES:
1. t_{WH} must be met for both $\overline{BUSY}$ input (IDT7143, slave) and output (IDT7133, master).
2. $\overline{BUSY}$ is asserted on port "B" blocking R/$\overline{W}$"B", until $\overline{BUSY}$"B" goes HIGH.
3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

12

Timing Waveform of $\overline{BUSY}$ Arbitration Controlled by $\overline{CE}$ Timing[1]

ADDR"A" AND "B"   ADDRESSES MATCH

$\overline{CE}$"A"

$\overline{CE}$"B"

t_{APS}[2]

t_{BAC} t_{BDC}

$\overline{BUSY}$"B"

2746 drw 13

Timing Waveform of $\overline{BUSY}$ Arbitration Controlled by Addresses[1]

t_{RC} OR t_{WC}

ADDR "A"   ADDRESSES MATCH   ADDRESSES DO NOT MATCH

t_{APS}[2]

ADDR "B"

t_{BAA} t_{BDA}

$\overline{BUSY}$ "B"

2746 drw 14

NOTES:
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If t_{APS} is not satisfied, the $\overline{BUSY}$ will be asserted on one side or the other, but there is no guarantee on which side $\overline{BUSY}$ will be asserted (IDT7133 only).

13

Functional Description

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7133/43 has an automatic power down feature controlled by $\overline{CE}$. The $\overline{CE}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE}$ HIGH). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Truth Table 1.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The $\overline{BUSY}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{BUSY}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{BUSY}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{BUSY}$ outputs together and use any $\overline{BUSY}$ indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the $\overline{BUSY}$ logic can be disabled by using the IDT7143 (SLAVE). In the IDT7143, the $\overline{BUSY}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{BUSY}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{BUSY}$ pin for that port LOW. The $\overline{BUSY}$ outputs on the IDT 7133 RAM are open drain and require pull-up resistors.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT7133/43 RAM array in width while using $\overline{BUSY}$ logic, one master part is used to decide which side of the RAM array will receive a $\overline{BUSY}$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the $\overline{BUSY}$ signal as a write inhibit signal. Thus on the IDT7133 RAM the $\overline{BUSY}$ pin is an output and on the IDT7143 RAM, the $\overline{BUSY}$ pin is an input (see Figure 3).


Figure 4. **Busy and chip enable routing for both width and depth expansion with the IDT7133 (MASTER) and the IDT7143 (SLAVE).**

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{BUSY}_L$ while another activates its $\overline{BUSY}_R$ signal. Both sides are now $\overline{BUSY}$ and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has $\overline{BUSY}$ inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the $\overline{BUSY}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{BUSY}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{BUSY}$ from the MASTER.

Truth Table I – Non-Contention Read/Write Control[4]

| \multicolumn{6}{c}{LEFT OR RIGHT PORT[1]} | |
R/$\overline{W}_{LB}$	R/$\overline{W}_{UB}$	$\overline{CE}$	$\overline{OE}$	I/O$_{0-7}$	I/O$_{8-15}$	Function
X	X	H	X	Z	Z	Port Disabled and in Power Down Mode, I_{SB2}, I_{SB4}
X	X	H	X	Z	Z	$CE_R = CE_L = V_{IH}$, Power Down Mode, I_{SB1} or I_{SB3}
L	L	L	X	DATA$_{IN}$	DATA$_{IN}$	Data on Lower Byte and Upper Byte Written into Memory[2]
L	H	L	L	DATA$_{IN}$	DATA$_{OUT}$	Data on Lower Byte Written into Memory[2], Data in Memory Output on Upper Byte[3]
H	L	L	L	DATA$_{OUT}$	DATA$_{IN}$	Data in Memory Output on Lower Byte[3], Data on Upper Byte Written into Memory[2]
L	H	L	H	DATA$_{IN}$	Z	Data on Lower Byte Written into Memory[2]
H	L	L	H	Z	DATA$_{IN}$	Data on Upper Byte Written into Memory[2]
H	H	L	L	DATA$_{OUT}$	DATA$_{OUT}$	Data in Memory Output on Lower Byte and Upper Byte
H	H	L	H	Z	Z	High Impedance Outputs

2746 tbl 13

NOTES:
1. A_{0L} - $A_{10L} \neq A_{0R}$ - A_{10R}
2. If $\overline{BUSY}$ = LOW, data is not written.
3. If $\overline{BUSY}$ = LOW, data may not be valid, see t_{WDD} and t_{DDD} timing.
4. "H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High-Impedance, "LB" = Lower Byte, "UB" = Upper Byte

Truth Table II — Address $\overline{BUSY}$ Arbitration

| \multicolumn{3}{c}{Inputs} | \multicolumn{2}{c}{Outputs} | |
$\overline{CE}_L$	$\overline{CE}_R$	A_{0L}-A_{10L} A_{0R}-A_{10R}	$\overline{BUSY}_L$[1]	$\overline{BUSY}_R$[1]	Function
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit[3]

2746 tbl 14

NOTES:
1. Pins $\overline{BUSY}_L$ and $\overline{BUSY}_R$ are both outputs on the IDT7133 (MASTER). Both are inputs on the IDT7143 (SLAVE). On Slaves the $\overline{BUSY}$ input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either $\overline{BUSY}_L$ or $\overline{BUSY}_R$ = V_{IL} will result $\overline{BUSY}_L$ and $\overline{BUSY}_R$ outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when $\overline{BUSY}_L$ outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{BUSY}_R$ outputs are driving LOW regardless of actual logic level on the pin.

Ordering Information

XXXX	XX	XX	X	X	X	X
Device Type	Power	Speed	Package		Process/Temperature Range	

Blank	Tube or Tray
8	Tape and Reel

Blank	Commercial (0°C to +70°C)
I(1)	Industrial (-40°C to +85°C)
B	Military (-55°C to +125°C)
	Compliant to MIL-PRF-38535 QML

G(2)	Green

J	68-pin PLCC (J68-1)
G	68-pin PGA (GU68-1)
F	68-pin Flatpack (F68-1)
PF	100-pin TQFP (PN100-1)

20	Commercial Only	
25	Commercial & Industrial	
35	Commercial & Military	
45	Commercial Only	Speed in nanoseconds
55	Commercial, Industrial & Military	
70	Commercial & Military	
90	Commercial & Military	

LA	Low Power
SA	Standard Power

7133	32K (2K x 16-Bit) MASTER Dual-Port RAM
7143	32K (2K x 16-Bit) SLAVE Dual-Port RAM

2746 drw 16a

NOTES:
1. Contact your local sales office for industrial temp. range for other speeds, packages and powers.
2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Datasheet Document History

12/18/98:		Initiated datasheet document history
		Converted to new format
		Cosmetic and typographical corrections
		Added additional notes to pin configurations
	Page 2	Corrected PN100 pinout
02/17/99:		Corrected PF ordering code
030/9/99:		Cosmetic and typographical corrections
06/09/99:		Changed drawing format
10/01/99:		Added Industrial Temperature Ranges and removed corresponding notes
11/10/99:		Replaced IDT logo
04/01/00:		Changed ±500mV to 0mV in notes
	Page 2	Fixed overbar in pinout
06/26/00:	Page 4	Increased storage temperature parameters
		Clarified TA parameter
	Page 5	DC Electrical parameters–changed wording from "open" to "disabled"
01/31/06:	Page 1	Added green availability to features
	Page 16	Added green indicator for ordering information
10/21/08:	Page 16	Removed "IDT" from orderable part number
01/16/13:	Page 1, 5, 7, 9 & 10	Removed Military 25ns & 45ns & Industrial 35ns speed grades from Features and from the headers of the MIL & IND of the DC Chars and AC Chars tables to indicate this change
	Page 5	Removed the Typ & Max values for the MIL & IND temp range from the 7133x45 and 7143x45 speed grade offering from the DC Chars tables to indicate this change, see table 07b

Datasheet Document History (con't.).

Page 4	Removed annotation for footnote 3 in the Absolute Maximum Ratings table
Page 8 & 9	Typo/correction
Page 16	Added T& R indicator to and removed Military 25ns & 45ns & Industrial 35ns speed grades from the ordering information

CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
408-284-2794
DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.