7 O/P 1.5V PCIe Gen1-2-3 Fan-out Buffer w/Zo=100ohms

9DBU0741

DATASHEET

Description

The 9DBU0741 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated terminations for direct connection to 100Ω transmission lines. The device has 7 output enables for clock management, and 3 selectable SMBus addresses.

Recommended Application

1.5V PCIe Gen1-2-3 Fan-out Buffer (FOB)

Output Features

• 7 – 1-167MHz Low-Power (LP) HCSL DIF pairs w/ZO=100 Ω


Key Specifications

Block Diagram


- DIF additive cycle-to-cycle jitter <5ps
- DIF output-to-output skew < 60ps
- DIF additive phase jitter is <300fs rms for PCIe Gen3
- DIF additive phase jitter <350s rms for SGMII

Features/Benefits

- Integrated terminations; save 28 resistors compared to standard HCSL outputs
- 36mW typical power consumption; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05 and 1.5V; maximum power savings
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins for each output; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
 - slew rate for each output
 - differential output amplitude
- Device contains default configuration; SMBus interface not required for device operation
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 40-pin 5x5mm VFQFPN; minimal board space



Pin Configuration



40-VFQFPN

^ prefix indicates internal Pull-Up Resistor v prefix indicates Internal Pull-Dow n Resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	М	1101100	X
	1	1101101	х

Power Management Table

CKPWRGD PD#	CLK IN	SMBus	OEx# Pin	DIFx		
		OEx bit		True O/P	Comp. O/P	
0	Х	Х	Х	Low	Low	
1	Running	0	Х	Low	Low	
1	Running	1	0	Running	Running	
1	Running	1	1	Low	Low	


Power Connections

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		41	receiver
			analog
11		8	Digital Power
16.05.01	12,17,26,32, 39	41	DIF outputs,
16,25,31	39	41	Logic


Pin Descriptions

1 VSADR_tri LATCHE DIN Tri-level latch to select SMBus Address. See SMBus Address Selection Table. 2 VOE6# IN Active low input for enable outputs. This pin has an internal pull-down. 3 DIF6 OUT Differential tree clock output This pin has an internal pull-down. 4 DIF6# OUT Differential tree clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. 6 CLK.IN IN The Input for differential inderce clock. 7 CLK_NM IN The Input for differential inderce clock. 8 GNDDIG GRund pin for digital circuitry. 3V tolerant. 10 SDATA 3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 11 VDDDIG1.5 PVR Power supply for differential outputs 13 vOE6# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 DIF0 OUT Differential Complementary clock output 16 VDDIO PVR Power supply. for differential outputs 17 VDDIO PVR Power supply. for d	PIN #	PIN NAME	PIN TYPE	DESCRIPTION
2 VOE6# IN 1 =disable outputs, 0 = nable outputs 3 DIF6 OUT Differential ruc clock output 4 DIF6# OUT Differential ruc clock output 5 VDDR1.5 PVM 1.5V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and fittered appropriately. 6 CLK, IN# IN True Input for differential reference clock. 7 CLK, SIM# IN True Input for differential reference clock. 8 GNDDIG GRUN Group fin for digital circuitry. 3.3V tolerant. 10 SDATA.3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 11 VDDIO PWR Power supply for differential outputs 12 VDDIO PWR Power supply for differential outputs 13 voE0# IN Active low input for enabling DIF pair 0. This pin has an internal puli-down. 14 DIF0 OUT Differential true clock output 15 DIF0# OUT Differential true clock output 16 VDDIO PWR Power supply clock output 17 VDDIO PVRP Power supply clockoutput <td>1</td> <td>vSADR_tri</td> <td></td> <td>Tri-level latch to select SMBus Address. See SMBus Address Selection Table.</td>	1	vSADR_tri		Tri-level latch to select SMBus Address. See SMBus Address Selection Table.
Image: Control of the second	2	vOE6#	IN	
4 DiF6# OUT Differential Complementary clock output 5 VDDR1.5 PWR 1.5V power for differential input clock (receiver). This VDD should be treated as an Analog power all and filtered appropriately. 6 CLK, INW IN True Input for differential reference clock. 7 CLK, INW IN True Input for differential reference clock. 8 GNDDIG GRU Ground pin for digital circuitry. 3.3V tolerant. 10 SDATA, 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 11 VDDDIO PWR Power supply for differential outputs 12 VDDIO PWR Power supply for differential outputs 13 vOE0# IN Active low input for enabling DIP pair 0. This pin has an internal pull-down. 14 DIF0# OUT Differential true clock output 16 VDD1.5 PWR Power supply, nominally 1.5V 17 VDDIO PVR Power supply, nominally 1.5V 18 DIF1 OUT Differential complementary clock output 20 NC NAA No Conneaction. <td></td> <td></td> <td></td> <td></td>				
S VDR1.5 PWR 1.5V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. 6 CLK_IN# IN True Input for differential reference clock. 7 CLK_IN# IN Complementary Input for differential reference clock. 8 GNDDG GND Group of in of digital circuitry. 9 SCLK_3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 11 VDDDIG I-5 PWR I.5V digital power (dirty power) 12 VDDIO PWR Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 DIFO OUT Differential acclock output Elevential Complementary clock output 16 VDDI0. PWR Power supply, nor minally 1.5V Elevential 18 DIF0# OUT Differential acclock output Elevential 19 DIF1 OUT Differential acclock output Elevential 20 NC NA No Connection. 1<=disable outputs, 0 = enable outputs				
5 VDUP1.5 PWH Analog power rail and filtered appropriately. 6 CLK_IN# IN True Input for differential reference clock. 7 CLK_IN# IN Complementary Input for differential reference clock. 8 GNNDIG GND Ground pin for sMBus circuitry. 3.3V tolerant. 10 SDATA.3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 11 VDDIOI PWR Power supply for differential outputs 12 VDDIO PWR Power supply for differential outputs 13 voE0# IN Active low input for enabling DIF pin 0. This pin has an internal pull-down. 14 DIFO OUT Differential true clock output 15 DIFO# OUT Differential complementary clock output 16 VDD1.5 PWR Power supply nominally 1.5V 17 VDDIO PWR Power supply for differential outputs 18 DIF1 OUT Differential colock output 19 DIF1# OUT Differential colock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pin 1. This pin has an internal pull-down. 1<=disable outputs, 0	4	DIF6#	OUT	
7 CLK. IN# IN Complementary Input for differential reference clock. 8 GNDDIG GND Ground pin for digital circuitry. 3.9 Volerant. 10 SDATA_3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 11 VDDDIG1.5 PWR Power supply for differential outputs 12 VDDIO PWR Power supply for differential outputs 13 vOE0# IN Active low input for enable outputs 14 DIFO OUT Differential complementary clock output 15 DIFO# OUT Differential complementary clock output 16 VDDIO PWR Power supply for differential outputs 17 VDDIO PWR Power supply for differential outputs 18 DIF1 OUT Differential Complementary clock output 19 DIF1# OUT Differential complementary clock output 20 NC N/A No Connection. 21 VOE1# IN Active low input for enable outputs 22 DIF2# OUT Differential complementary clock output 23 DIF2#		-		Analog power rail and filtered appropriately.
8 GNDDIG GND Ground pin for digital circuitry, 3.3V tolerant. 9 SCLK, 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 VDDDIG1.5 PWR 1.5V digital power (dirty power) 12 VDDIO PWR Power supply for differential outputs 13 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 DIF0 OUT Differential true clock output Differential complementary clock output 16 DIF0# OUT Differential true clock output Differential rue clock output 17 VDDIO PWR Power supply nominally 1.5V Differential rue clock output 18 DIF1# OUT Differential rue clock output Clock output 20 NC N/A No Connection. Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs -enable outputs -enable outputs 21 VCE1# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs -enable outputs -enable outputs	6			
9 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 10 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 11 VDDDIG1.5 PWR Power supply for differential outputs 12 VDDIO PWR Power supply for differential outputs 13 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 DIF0 OUT Differential Complementary clock output 14 DIF0# OUT Differential Complementary clock output 15 DIF0# OUT Differential Complementary clock output 18 DIF1 OUT Differential Complementary clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 elsable outputs, 0 = enable outputs 2 22 DIF2 OUT Differential complementary clock output 23 DIF2# OUT Differential coutputs 2 24 <	7		IN	
10 SDATA.3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 11 VDDDIG. PWR 1.5V digital power (dirty power) 12 VDDIO PWR Power supply for differential outputs 13 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 DIF0 OUT Differential complementary clock output 16 DIF0# OUT Differential Complementary clock output 17 VDDIO PWR Power supply for differential outputs 18 DIF1# OUT Differential complementary clock output 20 NC N/A No Connection. 11 voE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 11			GND	
11 VDDIG1.5 PWR 1.5V digital power (dirty power) 12 VDDIO PWR Power supply for differential outputs 13 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 DIF0 OUT Differential true clock output Image: true clock output 15 DIF0# OUT Differential complementary clock output Image: true clock output 16 VDD1.5 PWR Power supply for differential outputs Image: true clock output 17 VDD10 PWR Power supply for differential outputs Image: true clock output 18 DIF1# OUT Differential complementary clock output Image: true clock output 20 NC N/A No Connection. Image: true clock output 21 vOE1# Image: true clock output Image: true clock output 22 DIF2 OUT Differential true clock output Image: true clock output 23 DIF2# OUT Differential complementary clock output Image: true clock output 24 vOE2# Image: true clock output true clock output Image: true c				
12 VDDIO PWR Power supply for differential outputs 13 VCE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 DIFO OUT Differential true clock output 15 DIFO# OUT Differential complementary clock output 16 VDD1.5 PWR Power supply for differential outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential true clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 DIF2# OUT 23 DIF2# OUT Differential complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 0 =enable outputs 0 25 VDDA1.5 PWR Power supply for differential outputs 0 26 VDD1.5 PWR Power supply for differential outpu	10			
13 vCE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1=disable outputs, 0 = enable outputs 14 DIF0 OUT Differential true clock output 15 DIF0# OUT Differential complementary clock output 16 VDD1.5 PWR Power supply for differential outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential true clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 elisable outputs, 0 = enable outputs enable outputs 22 DIF2 OUT Differential Complementary clock output 23 DIF2# OUT Differential Complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 elisable outputs, 0 enable outputs enable outputs 25 VDDA1.5 PWR Power supply for differential outputs			PWR	
13 VOEU# IN 1 = disable outputs, 0 = enable outputs 14 DIFO OUT Differential true clock output 15 DIFO# OUT Differential Complementary clock output 16 VDD1.5 PWR Power supply, nominally 1.5V 17 VDDIO PWR Power supply for differential outputs 18 DIF1 OUT Differential Complementary clock output 20 NC N/A No Connection. 20 NC N/A No Connection. 21 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 0 = enable outputs 2 22 DIF2 OUT Differential Complementary clock output 24 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 e enable outputs 2 2 25 VDDA1.5 PWR 1.5V power for the PLL core. 2 26 VDDIO PWR Power supply for differential outputs 2 3 27 DIF3	12	VDDIO	PWR	
14 DIF0 OUT Differential rue clock output 15 DIF0# OUT Differential complementary clock output 16 VDD1.5 PWR Power supply, nominally 1.5V 17 VDD10 PWR Power supply, nominally 1.5V 18 DIF1# OUT Differential complementary clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 0 DIF2# 22 DIF2 OUT Differential true clock output 23 DIF2# OUT Differential complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs, 0 = enable outputs 2 24 vOE2# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 2 DIF3 24 VDE3# OUT Differential complementary clock output 25 VDDA1.5 PWR Power supply for differential outputs 26 DDIO PWWR No Connection. 27 DIF3	13	vOE0#	IN	
16 VDD1.5 PWR Power supply, nominally 1.5V 17 VDDIO PWR Power supply for differential autputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential true clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 differential true clock output Active low input for enabling DIF pair 2. This pin has an internal pull-down. 23 DIF2# OUT Differential true clock output 24 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 2 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential Complementary clock output 28 DIF3# OUT Differential complexe clock output 30 NC N/A N	14	DIF0	OUT	
17 VDDIO PWR Power supply for differential outputs 18 DIF1 OUT Differential true clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 22 DIF2 OUT Differential true clock output 23 DIF2# OUT Differential complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs = 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential true clock output 28 DIF3# OUT Differential true clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 30 NC N/A No Connection. 31 VDDI.5 PWR <	15	DIF0#	OUT	Differential Complementary clock output
17 VDDIO PWR Power supply for differential outputs 18 DIF1 OUT Differential true clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 22 DIF2 OUT Differential true clock output 23 DIF2# OUT Differential complementary clock output 24 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 1 =disable outputs, 0 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential true clock output 28 NC N/A No Connection. 31 VDD1.5 PWR Power supply, nominally 1.5V 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output	16	VDD1.5	PWR	Power supply, nominally 1.5V
18 DIF1 OUT Differential Complementary clock output 19 DIF1# OUT Differential Complementary clock output 20 NC NA No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1=disable outputs, 0 = enable outputs 0 Differential true clock output 23 DIF2# OUT Differential complementary clock output 24 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1=disable outputs, 0 = enable outputs 0 enable outputs, 0 = enable outputs 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3# OUT Differential Complementary clock output 28 VDE3# IN Active low input tor enabling DIF pair 3. This pin has an internal pull-down. 1=disable outputs, 0 = enable outputs 0 enable outputs 0 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1=disable outputs, 0 = enable outputs 0	17	VDDIO	PWR	
19 DIF1# OUT Differential Complementary clock output 20 NC N/A No Connection. 21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs =enable outputs 22 DIF2 OUT Differential Complementary clock output 23 DIF2# OUT Differential Complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs =enable outputs 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential complementary clock output 28 DIF3 OUT Differential Complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 30 NC 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply, nominally 1.5V 32 VDDIO	18		OUT	
20 NC N/A No Connection. 21 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 22 DIF2 OUT Differential rue clock output 23 DIF2# OUT Differential Complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs - enable outputs 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential Complementary clock output 28 VOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs - enable outputs 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply for differential outputs 33 DIF4 OUT Differential Complementary clock output 34 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down.				
21 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 22 DIF2 OUT Differential true clock output 23 DIF2# OUT Differential Complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 2 VDA1.5 PWR 25 VDDA1.5 PWR Power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential true clock output 28 DIF3# OUT Differential complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 0 = enable outputs 0 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential complementary clock output 35				
22 DIF2 OUT Differential true clock output 23 DIF2# OUT Differential Complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential true clock output 28 DIF3# OUT Differential complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 n 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply for differential outputs 33 DIF4 OUT Differential True clock output 34 DIF4 OUT Differential True clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1<=disable outputs, 0			IN	
23 DIF2# OUT Differential Complementary clock output 24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential Complementary clock output 28 DIF3# OUT Differential Complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply for differential outputs 33 DIF4 OUT Differential Complementary clock output 34 DIF4# OUT Differential complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 37 DIF5 OUT Differential complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has	22	DIF2	ОЛТ	
24 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential true clock output 28 DIF3# OUT Differential complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply for differential outputs 32 VDIO PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential Complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 36 DIF5 OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDIO PWR Power supply for differential outputs <t< td=""><td></td><td></td><td></td><td></td></t<>				
25 VDDA1.5 PWR 1.5V power for the PLL core. 26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential true clock output 28 DIF3# OUT Differential Complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply for differential outputs 32 VDDIO PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential true clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 = enable outputs 0 36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable ou				Active low input for enabling DIF pair 2. This pin has an internal pull-down.
26 VDDIO PWR Power supply for differential outputs 27 DIF3 OUT Differential true clock output 28 DIF3# OUT Differential Complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1	25	VDDA1.5	PWB	
27 DIF3 OUT Differential true clock output 28 DIF3# OUT Differential Complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply, nominally 1.5V 32 VDDIO PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 36 DIF5 OUT Differential true clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				
28 DIF3# OUT Differential Complementary clock output 29 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 30 NC N/A No Connection. 31 VDD1.5 PWR Power supply, nominally 1.5V 32 VDDIO PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential Complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resist				
29vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs30NCN/ANo Connection.31VDD1.5PWRPower supply, nominally 1.5V32VDDIOPWRPower supply for differential outputs33DIF4OUTDifferential true clock output34DIF4#OUTDifferential Complementary clock output35vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs36DIF5OUTDifferential true clock output37DIF5#OUTDifferential complementary clock output38vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs39VDIOPWRPower supply for differential outputs40^CKPWRGD_PD#INInput notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				
30 NC N/A No Connection. 31 VDD1.5 PWR Power supply, nominally 1.5V 32 VDDIO PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential Complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 36 DIF5 OUT Differential True clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				Active low input for enabling DIF pair 3. This pin has an internal pull-down.
31 VDD1.5 PWR Power supply, nominally 1.5V 32 VDDIO PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential Complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.	30	NC	N/A	
32 VDDIO PWR Power supply for differential outputs 33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential Complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				
33 DIF4 OUT Differential true clock output 34 DIF4# OUT Differential Complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				
34 DIF4# OUT Differential Complementary clock output 35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				
35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				
36 DIF5 OUT Differential true clock output 37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				Active low input for enabling DIF pair 4. This pin has an internal pull-down.
37 DIF5# OUT Differential Complementary clock output 38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.	36	DIE5		
38 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				
39 VDDIO PWR Power supply for differential outputs 40 ^CKPWRGD_PD# Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.				Active low input for enabling DIF pair 5. This pin has an internal pull-down.
40 ^CKPWRGD_PD# Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.	30	סוסטע		
40 ^CKPWRGD_PD# IN enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.	59			
	40	^CKPWRGD_PD#	IN	enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin
	41	ePAD	GND	Connect paddle to ground.

Test Loads



Driving LVDS



Driving LVDS inputs

	, ,	Value		
	Receiver has Receiver does not			
Component	termination	have termination	Note	
R7a, R7b	10K ohm	140 ohm		
R8a, R8b	5.6K ohm	75 ohm		
Cc	0.1 uF	0.1 uF		
Vcm	1.2 volts	1.2 volts		

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBU0741. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS	NOTES
Supply Voltage	VDDx	Applies to VDD, VDDA and VDDIO	-0.5		2	V	1,2
Input Voltage	V _{IN}		-0.5		V _{DD} +0.5	V	1,
Input High Voltage, SMBus	VIHSMB	SMBus clock and data pins			3.3	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.0V.

Electrical Characteristics–Clock Input Parameters

TA = T_{AMB.} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	200		725	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45	50	55	%	1
Input Jitter - Cycle to Cycle	J _{DIFIn}	Differential Measurement	0		150	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Slew rate measured through +/-75mV window centered around differential zero

Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTE
Supply Voltage	VDDx	Supply voltage for core and analog	1.425	1.5	1.575	V	
Output Supply Voltage	VDDIO	Low Voltage Supply LP-HCSL Outputs	0.95	1.05-1.5	1.575	V	
Ambient Operating	T _{AMB}	Commmercial range	0	25	70	°C	1
Temperature	I AMB	Industrial range	-40	25	85	°C	1
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus	$0.75 V_{DD}$		$V_{DD} + 0.3$	V	
Input Mid Voltage	VIM	Single-ended tri-level inputs ('_tri' suffix)	$0.4 V_{DD}$		0.6 V _{DD}	V	
Input Low Voltage	VIL	Single-ended inputs, except SMBus	-0.3		$0.25 V_{DD}$	V	
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5		5	uA	
Innut Current		Single-ended inputs					
Input Current	I _{INP}	V _{IN} = 0 V; Inputs with internal pull-up resistors	-200		200	uA	
		$V_{IN} = VDD$; Inputs with internal pull-down resistors					
Input Frequency	F _{in}		1		167	MHz	2
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
	C _{OUT}	Output pin capacitance			6	pF	1
Clk Stabilization	T _{STAB}	From V_{DD} Power-Up and after input clock			1	ms	1,2
Input SS Modulation		stabilization or de-assertion of PD# to 1st clock Allowable Frequency for PCIe Applications					
Frequency PCIe	f _{MODINPCIe}	(Triangular Modulation)	30		33	kHz	
Input SS Modulation		Allowable Frequency for non-PCIe Applications					
Frequency non-PCle	f _{MODIN}	(Triangular Modulation)	0		66	kHz	
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	VILSMB	5			0.6	V	
SMBus Input High Voltage	VIHSMB	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$	2.1		3.3	V	4
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4	V	
SMBus Sink Current		@ V _{OL}	4		•••	mA	
Nominal Bus Voltage	V _{DDSMB}	Bus Voltage	1.425		3.3	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VII + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	6

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

 3 Time from deassertion until outputs are >200 mV

 4 For V_{DDSMB} < 3.3V, V_{IHSMB} >= 0.8xV_{DDSMB}

⁵DIF_IN input

⁶The differential input clock must be running for the SMBus to be active

Electrical Characteristics–DIF Low-Power HCSL Outputs

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

	1						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1	2.4	3.5	V/ns	1,2,3
Slew late	dV/dt	Scope averaging on, slow setting	0.7	1.7	2.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		9	20	%	1,2,4
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	630	750	850	mV	7
Voltage Low	V _{LOW}	averaging on)	-150	26	150		7
Max Voltage	Vmax	Measurement on single ended signal using		763	1150	m\/	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	22		mV	7
Vswing	Vswing	Scope averaging off	300	1448		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	390	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		11	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

Electrical Characteristics–Current Consumption

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DDA}	VDDA+VDDR, @100MHz		2.1	3	mA	
	I _{DDx}	VDDx, All outputs active @100MHz		3.6	5	mA	
	I _{DDIO}	VDDIO, All outputs active @100MHz		25	31	mA	
	I _{DDAPD}	VDDA+VDDR, CKPWRGD_PD# = 0		0.4	1	mA	2
Powerdown Current	I _{DDxPD}	VDDx, CKPWRGD_PD# = 0		0.3	0.6	mA	2
	IDDIOPD	VDDIO, CKPWRGD_PD# = 0		0.001	0.1	mA	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Input clock stopped.

Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characteristics

 $TA = T_{AMB}$; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle Distortion	t _{DCD}	Measured differentially, @100MHz	-1	-0.2	0.5	%	1,3
Skew, Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	2400	2862	3700	ps	1
Skew, Output to Output	t _{sk3}	V _T = 50%		30	60	ps	1,4
Jitter, Cycle to cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode		0.1	5	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

Electrical Characteristics–Phase Jitter Parameters

 $TA = T_{AMB}$; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band		0.1	0.4	N/A	ps	1,2,3,4,
	+	10kHz < f < 1.5MHz		0.1	0.4	N/A	(rms)	5
	t _{jphPCleG2}	PCIe Gen 2 High Band		0.1	0.7	N/A	ps	1,2,3,4
		1.5MHz < f < Nyquist (50MHz)		0.1	0.7	N/A	(rms)	1,2,0,4
Additive Phase Jitter,	t	PCIe Gen 3		0.1	0.3	N/A	ps	1,2,3,4
Bypass Mode	t _{jphPCleG3}	(PLL BW of 2-4MHz, CDR = 10MHz)		0.1	0.5	IN A	(rms)	1,2,0,4
bypuss mode		125MHz, 1.5MHz to 10MHz, -20dB/decade					fs	
	t _{jphSGMIIM0}	rollover < 1.5MHz, -40db/decade rolloff >		200	250	N/A	(rms)	1,6
		10MHz					(1113)	
		125MHz, 12kHz to 20MHz, -20dB/decade					fs	
	t _{jphSGMIIM1}	rollover < 1.5MHz, -40db/decade rolloff >		313	313 350	N/A	(rms)	1,6
	-	10MHz					(1115)	

¹Guaranteed by design and characterization, not 100% tested in production.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁵ Driven by 9FGV0831 or equivalent

⁶ Rohde&Schwarz SMA100

Additive Phase Jitter Plot: 125M (12kHz to 20MHz)

🔆 Agilent E5052A Signal Source Analyzer 🛛



General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will **acknowledge**
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Bl	ock \	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	ig Byte N		
			ACK
0		×	
0		X Byte	0
0		Φ	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address	_	
WR	WRite		
			ACK
Begi	nning Byte = N	-	
		-	ACK
RT	Repeat starT	-	
SI	ave Address		
RD	RD ReaD		
			ACK
		_	
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK	_	
		ę	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

SMBus Table: Output Enable Register ¹

Byte 0 Name		Control Function	Туре	0	1	Default
Bit 7	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 5		Reserved	1			1
Bit 4	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 1		Reserved	1			1
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

1. A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name Control Function		Туре	0	1	Default				
Bit 7		Reserved								
Bit 6		Reserved				1				
Bit 5	DIF OE6	Output Enable	RW	Low/Low	Enabled	1				
Bit 4	Reserved									
Bit 3		Reserved				1				
Bit 2		Reserved				1				
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1				
Bit 0	AMPLITUDE 0	Controis Calput Amplitude	RW	10 = 0.7V	11 = 0.8V	0				

1. A low on the DIF OE bit will overide the OE# pin and force the differential output Low/Low

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 5	Reserved					1
Bit 4	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 1	Reserved				1	
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

SMBus Table: DIF Slew Rate Control Register

Byte 3	Name	Name Control Function			1	Default					
Bit 7	Reserved										
Bit 6		Reserved									
Bit 5		Reserved									
Bit 4		Reserved									
Bit 3		Reserved				0					
Bit 2		Reserved				1					
Bit 1	Reserved										
Bit 0	SLEWRATESEL DIF6	SLEWRATESEL DIF6 Adjust Slew Rate of DIF6 RW Slow Setting Fast Setting									

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

Byte 4 is Reserved and reads back 'hFF

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R			
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1		R			0
Bit 4	RID0		R		0	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001		0
Bit 1	VID1	VENDOR ID	R	0001		0
Bit 0	VID0		R			1

SMBus Table: Revision and Vendor ID Register


SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx,	01 = DBx,	1
Bit 6	Device Type0	_ Device Type	R	10 = DMx, 11= DBx w/oPLL		1
Bit 5	Device ID5		R			0
Bit 4	Device ID4	7	R			0
Bit 3	Device ID3	Device ID	R	000111 bina	ny or 07 bey	0
Bit 2	Device ID2	Device iD	R			1
Bit 1	Device ID1		R			1
Bit 0	Device ID0	7	R			1

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default				
Bit 7		Reserved								
Bit 6		Reserved				0				
Bit 5		Reserved								
Bit 4	BC4		RW			0				
Bit 3	BC3		RW	Writing to this regist	er will configure how	1				
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0				
Bit 1	BC1		RW	= 8 b	ytes.	0				
Bit 0	BC0		RW			0				

Marking Diagrams



Notes:


- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ _{JC}	Junction to Case		42	°C/W	1
	θ_{Jb}	Junction to Base		2.4	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air	NDG40	39	°C/W	1
mermai nesistance	θ_{JA1}	Junction to Air, 1 m/s air flow	NDG40	33	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		28	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		27	°C/W	1


¹ePad soldered to board

Package Outline and Package Dimensions (NDG40) – use EPAD Option P1





Package Outline and Package Dimensions (NDG40) – use EPAD 3.65 mm SQ



Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0741AKLF	Trays	40-pin VFQFPN	0 to +70° C
9DBU0741AKLFT	Tape and Reel	40-pin VFQFPN	0 to +70° C
9DBU0741AKILF	Trays	40-pin VFQFPN	-40 to +85° C
9DBU0741AKILFT	Tape and Reel	40-pin VFQFPN	-40 to +85° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. "A" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Rev.	Initiator	Issue Date	Description	Page #
Α	RDW	7/15/2014	Final update and release - front page and electrical tables.	Various
В	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX values,	6
D		3/13/2014	and footnotes.	0
			1. Updated pin out and pin descriptions to show ePad on package	
			connected to ground.	
С	RDW	4/22/2015	2. Minor updates to front page text for family consistency.	1-5
	3. Updated Clock Input Parameters table to be consistent with P	3. Updated Clock Input Parameters table to be consistent with PCIe		
			Vswing parameter.	



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com Tech Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.