2.5 V and 3.3 V CMOS PLL Clock Generator and Driver

NRND – Not Recommend for New Designs

The MPC9315 is a 2.5 V and 3.3 V compatible, PLL based clock generator designed for low-skew clock distribution in low-voltage mid-range to high-performance telecom, networking and computing applications. The MPC9315 offers 8 low-skew outputs and 2 selectable inputs for clock redundancy. The outputs are configurable and support 1:1, 2:1, 4:1, 1:2 and 1:4 output to input frequency ratios. In addition, a selectable output 180° phase control supports advanced clocking schemes with inverted clock signals. The MPC9315 is specified for the extended temperature range of –40 to +85°C.


Features


- Configurable 8 Outputs LVCMOS PLL Clock Generator
- Compatible to Various Microprocessors Such As PowerQUICC I and II
- Wide Range Output Clock Frequency of 18.75 to 160 MHz
- 2.5 V and 3.3 V CMOS Compatible
- Designed for Mid-Range to High-Performance Telecom, Networking and Computer Applications
- · Fully Integrated PLL Supports Spread Spectrum Clocking
- · Supports Applications Requiring Clock Redundancy
- Max. Output Skew of 120 ps (80 ps Within One Bank)
- Selectable Output Configurations (1:1, 2:1, 4:1, 1:2, 1:4 Frequency Ratios)
- Two Selectable LVCMOS Clock Inputs
- External PLL Feedback Path and Selectable Feedback Configuration
- Tristable Outputs
- 32-Lead LQFP Package
- Ambient Operating Temperature Range of -40 to +85°C
- 32-Lead Pb-Free Package


Functional Description

The MPC9315 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal operation requires a connection of one of the device outputs to the selected feedback (FB0 or FB1) input to close the PLL feedback path. The reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO frequency range. With available output dividers of divide-by-1, divide-by-2 and divide-by-4, the internal VCO of the MPC9315 is running at either 1x, 2x or 4x of the reference clock frequency. The frequency of the QA, QB, QC output groups is either the equal, one half or one fourth of the selected VCO frequency and can be configured for each output bank using the FSELA, FSELB and FSELC pins, respectively. The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and 1:4. The REF SEL pin selects one of the two available LVCMOS compatible reference input (CLK0 and CLK1) supporting clock redundant applications. The selectable feedback input pin allows the user to select different feedback configurations and input to output frequency ratios. The MPC9315 also provides a static test mode when the PLL supply pin (V_{CCA}) is pulled to logic low state (GND). In test mode, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system diagnostics, test and debug purposes. This test mode is fully static and the minimum clock frequency specification does not apply. The outputs can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting OE causes the PLL to lose lock due to no feedback signal presence at FB0 or FB1. Asserting OE will enable the outputs and close the phase locked loop, also enabling the PLL to recover to normal operation. The MPC9315 is fully 2.5 V and 3.3 V compatible and requires no external loop filter components. All inputs accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC9315 outputs can drive one or two traces giving the devices an effective fanout of 1:18. The device is packaged in a 7x7 mm² 32-lead LQFP package.

The fully integrated PLL of the MPC9315 allows the low skew outputs to lock onto a clock input and distribute it with essentially zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase offset between the outputs and the reference signal.












Table 1. Pin Configuration

Pin	I/O	Туре	Function
CLK0	Input	LVCMOS	Reference clock input
CLK1	Input	LVCMOS	Alternative clock input
FB0	Input	LVCMOS	PLL feedback input
FB1	Input	LVCMOS	Alternative feedback input
REF_SEL	Input	LVCMOS	Selects clock input reference clock input, default low (pull-down)
FB_SEL	Input	LVCMOS	Selects PLL feedback clock input, default low (pull-down)
FSELA	Input	LVCMOS	Selects divider ratio of bank A outputs, default low (pull-down)
FSELB	Input	LVCMOS	Selects divider ratio of bank B outputs, default low (pull-up)
FSELC	Input	LVCMOS	Selects divider ratio of bank C outputs, default low (pull-up)
PSELA	Input	LVCMOS	Selects phase of bank A outputs
QA0, QA1	Output	LVCMOS	Bank A outputs
QB0 to QB3	Output	LVCMOS	Bank B outputs
QC0, QC1	Output	LVCMOS	Bank C outputs
ŌE	Input	LVCMOS	Output tristate
V _{CCA}		Supply	Analog (PLL) positive supply voltage. Requires external RC filter
V _{CC}		Supply	Digital positive supply voltage
GND		Ground	Digital negative supply voltage (ground)

Table 2. Function Table

Control	Default	0	1
REF_SEL	0	CLK0	CLK1
FB_SEL	0	FB0	FB1
FSELA	0	QAx = VCO clock frequency	QA0, QA1 = VCO clock frequency ÷ 2
FSELB	1	QBx = VCO clock frequency	QB0 - QB3 = VCO clock frequency ÷ 2
FSELC	1	QCx = VCO clock frequency ÷ 2	QC0, QC1 = VCO clock frequency ÷ 4
PSELA	0	0° (QA0, QA1 non-inverted)	180° (QA0, QA1 inverted)
V _{CCA}	none	V_{CCA} = GND, PLL off and bypassed for static test and diagnosis	V _{CCA} = 3.3 or 2.5 V, PLL enabled
MR	0	Normal operation	Reset (VCO clamped to min. range)
ŌĒ	0	Outputs enabled	Outputs disabled (tristate), open PLL loop

Table 3. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Мах	Unit
V _{CC}	Supply Voltage	-0.3	4.6	V
V _{IN}	DC Input Voltage	-0.3	V _{CC} +0.3	V
V _{OUT}	DC Output Voltage	-0.3	V _{CC} +0.3	V
I _{IN}	DC Input Current		±20	mA
I _{OUT}	DC Output Current		±50	mA
Τ _S	Storage temperature	-55	125	°C

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under
absolute-maximum-rated conditions is not implied.

Table 4. General Specifications

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
V _{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD (Machine Model)	200			V	
HBM	ESD (Human Body Model)	2000			V	
LU	Latch-Up	200			mA	
C _{PD}	Power Dissipation Capacitance		10		pF	Per output
C _{IN}	Input Capacitance		4.0		pF	Inputs

Table 5. DC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = -40° to 85°C)

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
V _{IH}	Input High Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage			0.8	V	LVCMOS
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -24 mA ⁽¹⁾
V _{OL}	Output Low Voltage			0.55 0.30	V V	I _{OL} = 24 mA ⁽¹⁾ I _{OL} = 12 mA
Z _{OUT}	Output Impedance		14 - 17		Ω	
I _{IN}	Input Current ⁽²⁾			±200	μA	V _{IN} = V _{CC} or GND
I _{CCA}	Maximum PLL Supply Current		3.5	7.0	mA	V _{CCA} Pin
I _{CCQ}	Maximum Quiescent Supply Current			1.0	mA	All V_{CC} Pins

1. The MPC9315 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

2. Inputs have pull-up or pull-down resistors affecting the input current.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{ref}	Input Frequency ÷1 feedback ÷2 feedback ÷4 feedback	100 ⁽²⁾ 37.50 18.75		160 80 40	MHz MHz MHz	PLL locked PLL locked PLL locked
	PLL bypass mode	0		TBD	MHz	V _{CCA} = GND
f _{VCO}	VCO Lock Range	75 ⁽²⁾		160	MHz	
f _{MAX}	Maximum Output Frequency ÷1 output ÷2 output ÷4 output	75 37.50 18.75		160 80 40	MHz MHz MHz	
f _{refDC}	Reference Input Duty Cycle	25		75	%	
t _r , t _f	CLK0, CLK1 Input Rise/Fall Time			1.0	ns	0.8 to 2.0 V
t _(∅)	Propagation Delay CLK0 or CLK1 to FB (Static Phase Offset)	-150		+150	ps	PLL locked
t _{SK(∅)}	Output-to-Output Skew Within one bank Any output			80 120	ps ps	
DC	Output Duty Cycle	45	50	55	%	
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 V
t _{PLZ, HZ}	Output Disable Time			10	ns	
t _{PZL, LZ}	Output Enable Time			10	ns	
BW	PLL closed loop bandwidth +1 feedback +2 feedback +4 feedback		TBD 2.0 - 20 0.6 - 6.0		MHz MHz MHz	
t _{JIT(CC)}	Cycle-to-Cycle Jitter (1 σ)		10	22	ps	RMS value
$t_{\text{JIT}(\text{PER})}$	Period Jitter (1 σ)		8.0	15	ps	RMS value
t _{JIT(∅)}	I/O Phase Jitter (1σ)		8.0 - 25 ⁽³⁾	TBD	ps	RMS value
t _{LOCK}	Maximum PLL Lock Time			1.0	ms	

Table 6. AC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = -40° to 85°C)⁽¹⁾

1. AC characteristics apply for parallel output termination of 50 Ω to V_TT.

2. The VCO range in \div 1 feedback configuration (e.g. QAx connected to FBx and FSELA = 0) is limited to 100 \le f_{VCO} \le 160 MHz. Please see next revision of the MPC9315 for improved VCO frequency range.
I/O jitter depends on VCO frequency. Please see Applications Information section for I/O jitter versus VCO frequency characteristics.

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
V _{IH}	Input High Voltage	1.7		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage			0.7	V	LVCMOS
V _{OH}	Output High Voltage	1.8			V	I _{OH} = -15 mA ⁽¹⁾
V _{OL}	Output Low Voltage			0.6	V	I _{OL} = 15 mA
Z _{OUT}	Output Impedance		17 - 20		Ω	
I _{IN}	Input Current ⁽²⁾			±200	μΑ	V _{IN} = V _{CC} or GND
I _{CCA}	Maximum PLL Supply Current		2.0	5.0	mA	V _{CCA} Pin
I _{CCQ}	Maximum Quiescent Supply Current			1.0	mA	All V_{CC} Pins

Table 7. DC Characteristics (V_{CC} = 2.5 V \pm 5%, T_A = -40° to 85°C)

1. The MPC9315 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

2. Inputs have pull-up or pull-down resistors affecting the input current.

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
f _{ref}	Input Frequency ÷2 feedback ÷4 feedback	37.50 18.75		80 40	MHz MHz	PLL locked PLL locked
	PLL bypass mode	0		TBD	MHz	VCCA = GND
f _{VCO}	VCO Lock Range	75 ⁽²⁾		160 ⁽²⁾	MHz	
f _{MAX}	Maximum Output Frequency ÷1 output ÷2 output ÷4 output	75 37.50 18.75		160 80 40	MHz MHz MHz	
f _{refDC}	Reference Input Duty Cycle	25		75	%	
t _r , t _f	CLK0, CLK1 Input Rise/Fall Time			1.0	ns	0.7 to 1.7 V
t _(∅)	Propagation Delay CLK0 or CLK1 to FB (Static Phase Offset)	-150		+150	ps	PLL locked
t _{SK(∅)}	Output-to-Output Skew Within one bank Any output			80 120	ps ps	
DC	Output Duty Cycle	45	50	55	%	
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 V
t _{PLZ, HZ}	Output Disable Time			12	ns	
t _{PZL, LZ}	Output Enable Time			12	ns	
BW	PLL closed loop bandwidth ÷2 feedback ÷4 feedback		1.0 - 10 0.4 - 3.0		MHz MHz	
t _{JIT(CC)}	Cycle-to-Cycle Jitter (1 σ)		10	22	ps	RMS value
$t_{\text{JIT}(\text{PER})}$	Period Jitter (1 σ)		8.0	15	ps	RMS value
t _{JIT(∅)}	I/O Phase Jitter (1σ)		10 - 25 ⁽³⁾	TBD	ps	RMS value
t _{LOCK}	Maximum PLL Lock Time			1.0	ms	

Table 0. AC Characteristics ($v_{CC} = 2.3 \text{ v} \pm 3.0, T_A = -40 \text{ to } 0.5 \text{ C})^{-1}$	Table 8. AC Characteristics	(V _{CC} = 2.5 V ± 5%, T _A	= -40° to 85°C) ⁽¹⁾
---	-----------------------------	---	--------------------------------

1. AC characteristics apply for parallel output termination of 50 Ω to V_TT.

2. ± 1 feedback is responsible for V_{CC} = 2.5 V operation. Please see application section for I/O jitter versus VCO frequency characteristics. 3. I/O jitter depends on VCO frequency. Please see Applications Information for I/O jitter versus VCO frequency characteristics.

APPLICATIONS INFORMATION

Programming the MPC9315

The PLL of the MPC9315 supports output clock frequencies from 18.75 to 160 MHz. Different feedback and output divider configurations can be used to achieve the desired input to output frequency relationship. The feedback frequency and divider should be used to situate the VCO in the frequency range between 75 and 160 MHz for stable and optimal operation. The FSELA, FSELB, FSELC pins select the desired output clock frequencies. Possible frequency ratios of the reference clock input to the outputs are 1:1, 1:2, 1:4 as well as 2:1 and 4:1, Table 9, Table 10, and Table 11 illustrate the various output configurations and frequency ratios supported by the MPC9315. PSELA controls the output phase of the QA0 and QA1 outputs, allowing the user to generate inverted clock signals synchronous to non-inverted clock signals. See also Example Configurations for the MPC9315 for further reference.

Table 9. O	output Frequency R	Relationship for	QA0 connected to FB0 ⁽¹⁾
------------	--------------------	------------------	-------------------------------------

	Inputs			Outputs		
FSELA	FSELB	FSELC	QA0, QA1	QB0–QB3	QC0, QC1	
0	0	0	CLK	CLK	CLK ÷ 2	
0	0	1	CLK	CLK	CLK ÷ 4	
0	1	0	CLK	CLK ÷ 2	CLK ÷ 2	
0	1	1	CLK	CLK ÷ 2	CLK ÷ 4	
1	0	0	CLK	2 * CLK	CLK	
1	0	1	CLK	2 * CLK	CLK ÷ 2	
1	1	0	CLK	CLK	CLK	
1	1	1	CLK	CLK	CLK ÷ 2	

1. Output frequency relationship with respect to input reference frequency CLK.

Table 10. Output Frequency Relationship for QB0 connected to FB0⁽¹⁾

	Inputs			Outputs			
FSELA	FSELB	FSELC	QA0, QA1	QB0–QB3	QC0, QC1		
0	0	0	CLK	CLK	CLK ÷ 2		
0	0	1	CLK	CLK	CLK ÷ 4		
0	1	0	2 * CLK	CLK	CLK		
0	1	1	2 * CLK	CLK	CLK ÷ 2		
1	0	0	CLK ÷ 2	CLK	CLK ÷ 2		
1	0	1	CLK ÷ 2	CLK	CLK ÷ 4		
1	1	0	CLK	CLK	CLK		
1	1	1	CLK	CLK	CLK ÷ 2		


1. Output frequency relationship with respect to input reference frequency CLK.

Table 11. Output Frequency Relationship for QC0 connected to FB0⁽¹⁾

	Inputs		Outputs		
FSELA	FSELB	FSELC	QA0, QA1	QB0–QB3	QC0, QC1
0	0	0	2 * CLK	2 * CLK	CLK
0	0	1	4 * CLK	4 * CLK	CLK
0	1	0	2 * CLK	CLK	CLK
0	1	1	4 * CLK	2 * CLK	CLK
1	0	0	CLK	2 * CLK	CLK
1	0	1	2 * CLK	4 * CLK	CLK
1	1	0	CLK	CLK	CLK
1	1	1	2 * CLK	2 * CLK	CLK

1. Output frequency relationship with respect to input reference frequency CLK.


Example Configurations for the MPC9315



MPC9315 default configuration (feedback of QB3 = 100 MHz). All control pins are left open.

Frequency range	Min	Мах	
Input	37.50 MHz	80 MHz	
QA outputs	75.00 MHz	160 MHz	
QB outputs	37.50 MHz	80 MHz	
QC outputs	18.75 MHz	40 MHz	


Figure 3. MPC9315 Default Configuration



MPC9315 1:1 frequency configuration (feedback of QB3 = 75 MHz). FSELA = H, FSELC = L. All other control pins are left open.


Frequency range	Min	Max	
Input	37.50 MHz	80 MHz	
QA outputs	37.50 MHz	80 MHz	
QB outputs	37.50 MHz	80 MHz	
QC outputs	37.50 MHz	80 MHz	


Figure 4. MPC9315 Zero Delay Buffer Configuration



MPC9315 1:1 frequency configuration (feedback of QC1 = 33 MHz). FSELA = PSELA = H. All other control pins are left open.

Frequency range	Min	Мах	
Input	18.75 MHz	40 MHz	
QA outputs	37.50 MHz	80 MHz	
QB outputs	37.50 MHz	80 MHz	
QC outputs	18.75 MHz	40 MHz	





MPC9315 4x, 2x, 1x frequency configuration (feedback of QC1 = 19 MHz). All control pins are left open.

Frequency range	Min	Мах	
Input	18.75 MHz	40 MHz	
QA outputs	75.00 MHz	160 MHz	
QB outputs	37.50 MHz	80 MHz	
QC outputs	18.75 MHz	40 MHz	

Using the MPC9315 in Zero-Delay Applications

The external feedback option of the MPC9315 PLL allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge and virtually eliminates the propagation delay through the device.

The remaining insertion delay (skew error) of the MPC9315 in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset (SPO or $t_{(\ensuremath{\mathcal{O}})}$), I/O jitter $(t_{JIT(\ensuremath{\mathcal{O}})})$, phase or long-term jitter), feedback path delay and the output-to-output skew $(t_{SK(O)})$ relative to the feedback output.

Calculation of Part-to-Part Skew

The MPC9315 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs (TCLK or PCLK) of two or more MPC9315 are connected together, the maximum overall timing uncertainty from the common TCLK input to any output is:

 $t_{SK(PP)} = t_{(\emptyset)} + t_{SK(O)} + t_{PD, \ LINE(FB)} + t_{JIT(\emptyset)} \bullet CF$ This maximum timing uncertainty consists of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 7. MPC9315 max. Device-to-Device Skew

Due to the statistical nature of I/O jitter, an RMS value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 12.

Table 12. Confidence Factor CF

CF	Probability of Clock Edge within the Distribution
±1σ	0.68268948
$\pm 2\sigma$	0.95449988
$\pm 3\sigma$	0.99730007
$\pm 4\sigma$	0.99993663
$\pm 5\sigma$	0.99999943
$\pm 6\sigma$	0.99999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation, an I/O jitter confidence factor of 99.7% (\pm 3 σ) is assumed, resulting in a worst case timing uncertainty from input to any output of –300 ps to +300 ps relative to TCLK (V_{CC} = 3.3 V and f_{VCO} = 160 MHz):

$$\begin{split} t_{SK(PP)} &= [-150ps...150ps] + [-150ps...150ps] + \\ & [(10ps @ -3)...(10ps @ 3)] + t_{PD, \ LINE(FB)} \\ t_{SK(PP)} &= [-300ps...300ps] + t_{PD, \ LINE(FB)} \end{split}$$

Above equation uses the maximum I/O jitter number shown in the AC characteristic table for V_{CC} = 3.3 V (10 ps RMS). I/O jitter is frequency-dependant with a maximum at the lowest VCO frequency (160 MHz for the MPC9315). Applications using a higher VCO frequency exhibit less I/O jitter than the AC characteristic limit. The I/O jitter characteristics in Figure 8 and Figure 9 can be used to derive a smaller I/O jitter number at the specific VCO frequency, resulting in tighter timing limits in zero-delay mode and for part-to-part skew $t_{SK(PP)}$.




Figure 8. Max. I/O Jitter (RMS) versus Frequency for V_{CC} = 2.5 V





Figure 9. Max. I/O Jitter (RMS) versus Frequency for V_{CC} = 3.3 V

Power Supply Filtering

The MPC9315 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Noise on the V_{CCA} (PLL) power supply impacts the device characteristics, for instance I/O jitter. The MPC9315 provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop (V_{CCA}) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the V_{CCA} pin for the MPC9315. Figure 10 illustrates a typical power supply filter scheme. The MPC9315 frequency and phase stability is most susceptible to noise with spectral content in the 100 kHz to 20 MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R_F. From the data sheet, the I_{CCA} current (the current sourced through the V_{CCA} pin) is typically 3 mA (5 mA maximum), assuming that a minimum of 2.325 V (V_{CC} = 3.3 V or V_{CC} = 2.5 V) must be maintained on the V_{CCA} pin. The resistor R_F shown in Figure 10 must have a resistance of 270 Ω (V_{CC} = 3.3 V) or 9-10 Ω (V_{CC} = 2.5 V) to meet the voltage drop criteria.





The minimum values for R_F and the filter capacitor C_F are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 10, the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9315 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise-related problems in most designs.

Driving Transmission Lines

The MPC9315 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 Ω , the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Freescale application note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines the signal at the end of the line with a 50 Ω resistance to V_{CC}÷2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9315 clock driver. For the series terminated case, however, there is no DC current draw; thus, the outputs can drive multiple series terminated lines. Figure 11 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9315 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 11. Single versus Dual Transmission Lines

The waveform plots in Figure 11 show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9315 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9315. The output waveform in Figure 12 shows a step in the waveform; this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

 $V_{L} = V_{S} (Z_{0} \div (R_{S} + R_{0} + Z_{0}))$ $Z_{0} = 50 \Omega || 50 \Omega$ $R_{S} = 36 \Omega || 36 \Omega$ $R_{0} = 14 \Omega$ $V_{L} = 3.0 (25 \div (18 + 17 + 25))$ = 1.31 V




Figure 12. Single versus Dual Line Termination Waveforms

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).

Since this step is well above the threshold region, it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 13 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.




Figure 13. Optimized Dual Line Termination







Figure 14. CLK0, CLK1 MPC9315 AC Test Reference









The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 16. Output Duty Cycle (DC)




The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 18. Cycle-to-Cycle Jitter



The deviation in t_0 for a controlled edge with respect to a t_0 mean in a random sample of cycles

Figure 20. I/O Jitter



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 17. Output-to-Output Skew t_{SK(O)}



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 19. Period Jitter





Figure 21. Output Transition Time Test Reference


PACKAGE DIMENSIONS




PAGE 1 OF 3

CASE 873A-04 ISSUE C 32-LEAD LQFP PACKAGE

PACKAGE DIMENSIONS





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NE	JT TO SCALE
TITLE:	DOCUMENT NE	: 98ASH70029A	RE∨∶C	
LOW PROFILE QUAD FLAT P 32 LEAD, 0.8 PITCH (7 X	CASE NUMBER	2: 873A-04	01 APR 2005	
	STANDARD: JE	DEC MS-026 BBA		

PAGE 2 OF 3

CASE 873A-04 **ISSUE C 32-LEAD LQFP PACKAGE**

PACKAGE DIMENSIONS

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994.

/3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.

 $\underline{/4.}$ dimensions to be determined at seating plane datum c.

- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THZ LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.
- <u>/6.</u> DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

/7 exact shape of each corner is optional.

A. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 MM AND 0.25 MM FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		L OUTLINE	PRINT VERSION NE	IT TO SCALE
TITLE:	DOCUMENT NO]: 98ASH70029A	RE∨: C	
LOW PROFILE QUAD FLAT P	CASE NUMBER	R: 873A-04	01 APR 2005	
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	DEC MS-026 BBA		

PAGE 3 OF 3

CASE 873A-04 ISSUE C 32-LEAD LQFP PACKAGE

Revision History Sheet

Rev	Table	Page	Description of Change	Date
5		1	NRND – Not Recommend for New Designs	12/19/12
5		1	Corrected part number	1/24/13

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT **Technical Support**

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.