

## **High Performance 2A and 3A Linear Regulators**

### ISL80102, ISL80103

The <u>ISL80102</u> and <u>ISL80103</u> are low voltage, high-current, single output LDOs specified for 2A and 3A output current, respectively. These LDOs operate from the input voltages of 2.2V to 6V and are capable of providing the output voltages of 0.8V to 5.5V on the adjustable V<sub>OUT</sub> versions. Fixed output voltage options are available in 1.8V, 2.5V. Other custom voltage options available upon request.

For applications that demand in-rush current less than the current limit, an external capacitor on the soft-start pin provides adjustment. The ENABLE feature allows the part to be placed into a low quiescent current shutdown mode. A submicron BiCMOS process is utilized for this product family to deliver the best-in-class analog performance and overall value.

These CMOS (LDOs) will consume significantly lower quiescent current as a function of load over bipolar LDOs, which translates into higher efficiency and the ability to consider packages with smaller footprints. The quiescent current has been modestly compromised to enable a leading class fast load transient response, and hence a lower total AC regulation band for an LDO in this category.

### **Features**

- Stable with ceramic capacitors (Note 11)
- · 2A and 3A output current ratings
- 2.2V to 6V input voltage range
- $\pm 1.8\%$  V<sub>OUT</sub> accuracy guaranteed over line, load and T<sub>I</sub> = -40 °C to +125 °C
- Very low 120mV dropout voltage at 3A (ISL80103)
- Fixed and adjustable V<sub>OUT</sub> versions
- · Very fast transient response
- Excellent 62dB PSRR
- 49µV<sub>RMS</sub> output noise
- · Power-good output
- · Adjustable in-rush current limiting
- Short-circuit and over-temperature protection
- Available in a 10 Ld DFN

### **Applications**

- Servers
- · Telecommunications and networking
- Medical equipment
- Instrumentation systems
- · Routers and switchers





FIGURE 1. TYPICAL APPLICATION FOR FIXED OUTPUT VOLTAGE VERSION



<sup>\*</sup>CSS is optional, (see Note 12 on page 5).

FIGURE 2. TYPICAL APPLICATION DIAGRAM FOR ADJUSTABLE OUTPUT VOLTAGE VERSION


**TABLE 1. COMPONENTS VALUE SELECTION** 

V <sub>OUT</sub> (V)	R <sub>TOP</sub> (kΩ)	R <sub>BOTTOM</sub> (Ω)	C <sub>PB</sub> (pF)	C <sub>OUT</sub> (µF)
5.0	2.61	287	47	10
3.3	2.61	464	47	10
2.5	2.61	649	47	10
1.8*	2.61	1.0k	47	10
1.8*	2.61	1.0k	82	22
1.5	2.61	1.3k	82	22
1.2	2.61	1.87k	150	47
1.0	2.61	2.61k	150	47
0.8	2.61	4.32k	150	47

NOTE: \*Either option could be used depending on cost/performance requirements

### **Pin Configuration**

ISL80102, ISL80103 (10 LD 3x3 DFN) **TOP VIEW** 




## **Pin Descriptions**

PIN NUMBER	PIN NAME	DESCRIPTION
1, 2	V <sub>OUT</sub>	Output voltage pin
3	SENSE/ ADJ	Remote voltage sense for internally fixed $V_{OUT}$ options. ADJ pin for externally set $V_{OUT}$ .
4	PG	$ m V_{OUT}$ in regulation signal. Logic low defines when $ m V_{OUT}$ is not in regulation. Must be grounded if not used.
5	GND	GND pin
6	SS	External cap adjusts in-rush current. Leave this pin open if not used.
7	ENABLE	${ m V_{IN}}$ independent chip enable. TTL and CMOS compatible.
8	DNC	Do not connect this pin to ground or supply. Leave floating.
9, 10	V <sub>IN</sub>	Input supply pin
	EPAD	EPAD must be connected to copper plane with as many vias as possible for proper electrical and optimal thermal performance.

<sup>\*\*</sup>CPB is optional. See <u>"Functional Description" on page 12</u> for more information.

### **Block Diagram**



### **Ordering Information**

PART NUMBER (Notes 3, 4)	PART MARKING	V <sub>OUT</sub> VOLTAGE	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG DWG. #
ISL80102IRAJZ (Note 1)	DZJA	ADJ	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL80102IR18Z (Note 2) (No longer available, recommended replacement: ISL80102IRAJZ)	DZNA	1.8V	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL80102IR25Z (Note 2) (No longer available, recommended replacement: ISL80102IRAJZ)	DZPA	2.5V	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL80103IRAJZ ( <u>Note 1</u> )	DZAA	ADJ	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL80103IR18Z (Note 2) (No longer available, recommended replacement: ISL80103IRAJZ)	DZEA	1.8V	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL80103IR25Z (Note 2) (No longer available, recommended replacement: ISL80103IRAJZ)	DZFA	2.5V	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL80102EVAL2Z	Evaluation	Board			•
ISL80103EVAL2Z Evaluation Board					

#### NOTES:

- 1. Add "-T" suffix for 6k unit, "-TK" suffix for 1k unit or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to TB347 for details on reel specifications.
- 2. Add "-T" suffix for 6k unit or "-TK" suffix for 1k unit Tape and Reel options. Please refer to TB347 for details on reel specifications.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see device information page for <a href="ISL80102">ISL80103</a>. For more information on MSL please see tech brief <a href="IB363">IB363</a>.

Submit Document Feedback 3 intersil 5 FN6660.7 April 8, 2016

#### **Absolute Maximum Ratings (Note 7)**

V <sub>IN</sub> Relative to GND
V <sub>OUT</sub> Relative to GND0.3V to +6.5V
PG, ENABLE, SENSE/ADJ, SS, Relative to GND0.3V to +6.5V
ESD Rating
Human Body Model (Tested per JESD22 A114F)2.2kV
Charge Device Model (Tested per JESD22-C101C) 1kV
Latch-up (Tested per JESD78C, Class 2, Level A) ±100mA at +85°C

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}(^{\circ}C/W)$	$\theta_{JC}$ (° C/W)
10 Ld 3x3 DFN Package (Notes 5, 6)	45	4
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Storage Temperature Range	6	5°C to +150°C
Pb-free Reflow Profile		see <u>TB493</u>

### **Recommended Operating Conditions (Note 8)**

Junction Temperature Range (T <sub>J</sub> )	40°C to +125°C
VIN Relative to GND	
V <sub>OUT</sub> Range	800mV to 5.5V
PG, ENABLE, SENSE/ADJ, SS Relative to GND	
PG Sink Current	10mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES

- 5. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 6. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.
- 7. ABS max voltage rating is defined as the voltage applied for a lifetime average duty cycle above 6V of 1%.
- 8. Electromigration specification defined as lifetime average junction temperature of +110°C where max rated DC current = lifetime average current.

**Electrical Specifications** Unless otherwise noted, all parameters are established over the following specified conditions: 2.2V < V<sub>IN</sub> < 6V, V<sub>OUT</sub> = 0.5V, T<sub>J</sub> = +25 °C, I<sub>LOAD</sub> = 0A. Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to "Functional Description" on page 12 and Tech Brief TB379. Boldface limits apply across the operating temperature range, -40 °C to +125 °C. Pulse load techniques used by ATE to ensure T<sub>J</sub> = T<sub>A</sub> defines established limits.

PARAMETER	PARAMETER SYMBOL TEST CONDITIONS		MIN (Note 9)	TYP	MAX (Note 9)	UNITS
DC CHARACTERISTICS			"	ı	"	
DC Output Voltage Accuracy	V <sub>OUT</sub>	V <sub>OUT</sub> options: 1.8V. 2.2V < V <sub>IN</sub> < 6V; I <sub>LOAD</sub> = 0A		0.5		%
		V <sub>OUT</sub> options: 1.8V. 2.2V < V <sub>IN</sub> < 6V; 0A < I <sub>LOAD</sub> < 3A	-1.8		1.8	%
		V <sub>OUT</sub> options: 2.5V 6V < V <sub>IN</sub> < 6V; I <sub>LOAD</sub> = 0A		0.5		%
		V <sub>OUT</sub> options: 2.5V 6V < V <sub>IN</sub> < 6V; 0A < I <sub>LOAD</sub> < full load	-1.8		-1.8	%
Feedback Pin (ADJ Version)	V <sub>ADJ</sub>	OA < I <sub>LOAD</sub> < full load	491	500	509	m۷
DC Input Line Regulation	(V <sub>OUT</sub> Low Line - V <sub>OUT</sub>	2.2V < V <sub>IN</sub> < 3.6V, V <sub>OUT</sub> = 1.8V	-0.4	0.1	0.4	%
	High Line)/ V <sub>OUT</sub> Low Line	2.9V < V <sub>IN</sub> < 6V, V <sub>OUT</sub> = 2.5V	-0.8	0.1	0.8	%
DC Output Load Regulation	(V <sub>OUT</sub> No Load - V <sub>OUT</sub> High Load)/ V <sub>OUT</sub> No Load	$\begin{split} &   \text{SL80103. 0A} <   \text{I}_{\text{LOAD}} < 3\text{A}, \\ & 2.9\text{V} < \text{V}_{\text{IN}} < 6\text{V}; \text{V}_{\text{OUT}} = 2.5\text{V} \text{ for adjustable version.} \\ & \text{V}_{\text{OUT}} = 1.8\text{V} \text{ and } 2.5\text{V} \text{ for fixed version.} \end{split}$	-0.8	-0.2	0.8	%
		$\begin{split} & \text{ISL80102. 0A} < \text{I}_{\text{LOAD}} < 2\text{A} \\ & \text{2.9V} < \text{V}_{\text{IN}} < 6\text{V}; \text{V}_{\text{OUT}} = 2.5\text{V} \text{ for adjustable version.} \\ & \text{V}_{\text{OUT}} = 1.8\text{V} \text{ and 2.5V for fixed version.} \end{split}$	-0.6	-0.2	0.6	%
Feedback Input Current		V <sub>ADJ</sub> = 0.5V		0.01	1	μΑ
Ground Pin Current	IQ	$I_{LOAD}$ = 0A, $V_{OUT}$ + 0.4V < $V_{IN}$ < 6V for all options. $V_{OUT}$ = 2.5V for adjustable option.		7.5	9	mA
		$I_{LOAD}$ = 3A, $V_{OUT}$ + 0.4V < $V_{IN}$ < 6V for all options. $V_{OUT}$ = 2.5V for adjustable option.		8.5	12	mA

Submit Document Feedback 4 intersil FN6660.7

**Electrical Specifications** Unless otherwise noted, all parameters are established over the following specified conditions: 2.2V < V<sub>IN</sub> < 6V, V<sub>OUT</sub> = 0.5V, T<sub>J</sub> = +25 °C, I<sub>LOAD</sub> = 0A. Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to "Functional Description" on page 12 and Tech Brief TB379. Boldface limits apply across the operating temperature range, -40 °C to +125 °C. Pulse load techniques used by ATE to ensure T<sub>J</sub> = T<sub>A</sub> defines established limits. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 9</u> )	ТҮР	MAX (Note 9)	UNITS
Ground Pin Current in Shutdown	I <sub>SHDN</sub>	EN = 0V, V <sub>IN</sub> = 5V		0.4		μΑ
		EN = 0V, V <sub>IN</sub> = 6V		3.3	16	μΑ
Dropout Voltage ( <u>Note 10</u> )	V <sub>DO</sub>	ISL80103, I <sub>LOAD</sub> = 3A, V <sub>OUT</sub> = 2.5V		120	185	m۷
		ISL80102, I <sub>LOAD</sub> = 2A, V <sub>OUT</sub> = 2.5V		81	125	m۷
		ISL80103, I <sub>LOAD</sub> = 3A, V <sub>OUT</sub> = 5.5V		120	244	m۷
		ISL80102, I <sub>LOAD</sub> = 2A, V <sub>OUT</sub> = 5.5V		60	121	m۷
Output Short Circuit Current (3A Version)	ISC	ISL80103, V <sub>OUT</sub> = 0V		5.0		А
Output Short Circuit Current (2A Version)		ISL80102, V <sub>OUT</sub> = 0V		2.8		Α
Thermal Shutdown Temperature	TSD			160		°C
Thermal Shutdown Hysteresis	TSDn			15		°C
AC CHARACTERISTICS						
Input Supply Ripple Rejection	PSRR	f = 1kHz, I <sub>LOAD</sub> = 1A; V <sub>IN</sub> = 2.2V		55		dB
		f = 120Hz, I <sub>LOAD</sub> = 1A; V <sub>IN</sub> = 2.2V		62		dB
Output Noise Voltage		V <sub>IN</sub> = 2.2V, V <sub>OUT</sub> = 1.8V, I <sub>LOAD</sub> = 3A, BW = 100Hz < f < 100kHz		49		μV <sub>RMS</sub>
ENABLE PIN CHARACTERISTICS			<u>'</u>			
Turn-on Threshold	V <sub>EN(HIGH)</sub>	$2.9V < V_{IN} < 6V$ for 2.5V for fixed output option. $2.2V < V_{IN} < 6V$ for adjustable and 1.8V	0.616	0.8	0.95	V
Turn-off Threshold	V <sub>EN(LOW)</sub>	$2.9V < V_{IN} < 6V$ for 2.5V fixed output option. $2.2V < V_{IN} < 6V$ for adjustable and 1.8V	0.463	0.6		V
Hysteresis	V <sub>EN(HYS)</sub>	$2.9V < V_{IN} < 6V$ for 2.5V fixed output option. $2.2V < V_{IN} < 6V$ for adjustable and 1.8V		135		mV
Enable Pin Turn-on Delay	t <sub>EN</sub>	C <sub>OUT</sub> = 10μF, I <sub>LOAD</sub> = 1A		150		μs
Enable Pin Leakage Current		V <sub>IN</sub> = 6V, EN = 3V			1	μΑ
SOFT-START CHARACTERISTICS						
Reset Pull-Down resistance	RPD			323		Ω
Soft-Start Charge Current	ICHG		-7	-4.5	-2	μΑ
PG PIN CHARACTERISTICS						
V <sub>OUT</sub> PG Flag Threshold			75	84	92	%V <sub>OUT</sub>
V <sub>OUT</sub> PG Flag Hysteresis				4		%
PG Flag Low Voltage		I <sub>SINK</sub> = 500μA		47	100	mV
PG Flag Leakage Current		V <sub>IN</sub> = 6V, PG = 6V		0.05	1	μΑ

#### NOTES:

- 9. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- 10. Dropout is defined by the difference in supply  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  when the supply produces a 2% drop in  $V_{\text{OUT}}$  from its nominal value.
- 11. Minimum cap of 10 $\mu$ F X5R/X7R on  $V_{IN}$  and  $V_{OUT}$  required for stability.
- 12. If the current limit for in-rush current is acceptable in application, do not use this feature (leave SS pin open). Used only when large bulk capacitance required on V<sub>OUT</sub> for application.

Submit Document Feedback 5 Intersil\* FN6660.7
April 8, 2016




FIGURE 3.  $\Delta V_{OUT}$  vs TEMPERATURE




FIGURE 4. OUTPUT VOLTAGE vs SUPPLY VOLTAGE




FIGURE 5.  $\Delta V_{OUT}$  vs OUTPUT CURRENT




FIGURE 6. GROUND CURRENT vs SUPPLY VOLTAGE




FIGURE 7. GROUND CURRENT vs OUTPUT CURRENT




FIGURE 8. GROUND CURRENT vs OUTPUT VOLTAGE ( $V_{IN} = V_{OUT} + V_{DO}$ )

 $I_1 = 0A$ . (Continued)




FIGURE 9. GROUND CURRENT IN SHUTDOWN vs TEMPERATURE




FIGURE 10. GROUND CURRENT IN SHUTDOWN vs TEMPERATURE




FIGURE 11. DROPOUT VOLTAGE vs TEMPERATURE




FIGURE 12. DROPOUT VOLTAGE vs OUTPUT CURRENT




FIGURE 13. ENABLE THRESHOLD VOLTAGE vs TEMPERATURE

Submit Document Feedback intersil FN6660.7 April 8, 2016

I<sub>L</sub> = 0A. (Continued)




FIGURE 14. ENABLE START-UP SS CAP 1nF




FIGURE 15. ENABLE SHUTDOWN SS CAP 1nF




FIGURE 16. ENABLE START-UP SS CAP 100nF




FIGURE 17. ENABLE START-UP (NO SS CAP)




FIGURE 18. ENABLE SHUTDOWN (NO SS CAP)




FIGURE 19. START-UP TIME vs SUPPLY VOLTAGE

I<sub>L</sub> = OA. (Continued)




FIGURE 20. START-UP TIME vs TEMPERATURE




FIGURE 21. CURRENT LIMIT vs TEMPERATURE




FIGURE 22. CURRENT LIMIT vs SUPPLY VOLTAGE




FIGURE 23. CURRENT LIMIT RESPONSE (ISL80102)




FIGURE 24. CURRENT LIMIT RESPONSE (ISL80103)




FIGURE 25. IN-RUSH CURRENT WITH NO SOFT-START CAPACITOR,  $C_{OUT} = 1000 \mu F$ 

I<sub>L</sub> = 0A. (Continued)




FIGURE 26. IN-RUSH WITH 22nF SOFT-START CAPACITOR,  $C_{OUT} = 1000 \mu F$ 




FIGURE 27. LOAD TRANSIENT 0A TO 3A,  $C_{OUT} = 10 \mu F$  CERAMIC




FIGURE 28. LOAD TRANSIENT 0A TO 3A,  $C_{OUT} = 10 \mu F$ CERAMIC + 100µF OSCON




FIGURE 29. LOAD TRANSIENT 1A TO 3A,  $C_{OUT}$  = 10 $\mu$ F CERAMIC




FIGURE 30. LOAD TRANSIENT 1A TO 3A,  $C_{OUT}$  = 10 $\mu F$ CERAMIC + 100µF OSCON




FIGURE 31. LOAD TRANSIENT 0A TO 3A,  $C_{OUT}$  = 10 $\mu F$  CERAMIC, NO C<sub>PB</sub> (ADJ VERSION)

Submit Document Feedback 10 intersil

 $I_1 = 0A$ . (Continued)





FIGURE 32. LOAD TRANSIENT 0A TO 3A,  $C_{OUT}$  = 10 $\mu$ F CERAMIC, C<sub>PB</sub> = 1500pF (ADJ VERSION)



**FIGURE 33. LINE TRANSIENT** 




FIGURE 34. PSRR vs FREQUENCY FOR  $V_{OUT} = 1.0V$ ,  $V_{IN} = 2.5V$ ;  $C_{OUT} = 47 \mu F, C_{PB} = 150 pF$ 




FIGURE 35. PSRR vs FREQUENCY FOR  $V_{OUT} = 1.2V$ ;  $V_{IN} = 2.5V$ ;  $C_{OUT} = 47 \mu F, C_{PB} = 150 pF$ 




FIGURE 36. PSRR vs FREQUENCY FOR  $V_{OUT} = 1.5V$ ,  $V_{IN} = 2.5V$ ;  $C_{OUT}$  = 22 $\mu$ F,  $C_{PB}$  = 82 $\mu$ F




FIGURE 37. PSRR vs FREQUENCY FOR  $V_{OUT} = 1.8V$ ,  $V_{IN} = 2.5V$ ;  $C_{OUT} = 22\mu F, C_{PB} = 82pF$ 

Submit Document Feedback 11 FN6660.7 intersil April 8, 2016

 $I_1 = 0A.$  (Continued)




FIGURE 38. PSRR vs FREQUENCY FOR  $V_{OUT} = 2.5V$ ,  $V_{IN} = 3.3V$ ;  $C_{OUT} = 10 \mu F, C_{PB} = 47 pF$ 




FIGURE 39. SPECTRAL NOISE DENSITY vs FREQUENCY

### **Functional Description**

#### **Input Voltage Requirements**

Despite other output voltages offered, this family of LDOs is optimized for a true 2.5V to 1.8V conversion where the input supply can have a tolerance of as much as ±10% for conditions noted in the "Electrical Specifications" table on page 4. Minimum guaranteed input voltage is 2.2V, however, due to the nature of an LDO, V<sub>IN</sub> must be some margin higher than the output voltage plus dropout at the maximum rated current of the application if active filtering (PSRR) is expected from V<sub>IN</sub> to V<sub>OUT</sub>. The dropout spec of this family of LDOs has been generously specified in order to allow applications to design for a level of efficiency that can accommodate the smaller outline package.

#### **Enable Operation**

The Enable turn-on threshold is typically 800mV with a hysteresis of 135mV. An internal pull-up or pull-down resistor is available upon request. As a result, this pin must not be left floating. This pin must be tied to VIN if it is not used. A  $1k\Omega$  to  $10k\Omega$  pull-up resistor is required for applications that use open collector or open drain outputs to control the Enable pin. The Enable pin may be connected directly to VIN for applications that are always on.

#### **Power-Good Operation**

Applications not using this feature must connect this pin to ground. The PGOOD flag is an open-drain NMOS that can sink up to 10mA during a fault condition. The PGOOD pin requires an external pull-up resistor, which is typically connected to the VOUT pin. The PGOOD pin should not be pulled up to a voltage source greater than VIN. The PGOOD fault can be caused by the output voltage going below 84% of the nominal output voltage, or the current limit fault, or low input voltage. The PGOOD does not function during thermal shutdown.

#### **Soft-Start Operation (Optional)**

If the current limit for in-rush current is acceptable in the application, do not use this feature (leave SS pin open). The soft-start circuit controls the rate at which the output voltage comes up to regulation at power-up or LDO enable. The external soft-start capacitor always gets discharged to ground pin potential at the beginning of start-up or enabling. After the capacitor discharges, it will immediately begin charging by a constant current source. The discharge rate is the RC time constant of RPD and CSS. See Figures 14 through 18 in the "Typical Operating Performance Curves" beginning on page 8. R<sub>PD</sub> is the ON-resistance of the pull-down MOSFET, M8. R<sub>PD</sub> is 323Ω typically.

The soft-start feature effectively reduces the in-rush current at power-up or LDO enable until VOLIT reaches regulation. The in-rush current can be an issue for applications that require large, external bulk capacitances on VOUT where high levels of charging current can be seen for a significant period of time. The in-rush currents can cause V<sub>IN</sub> to drop below minimum which could cause VOUT to shutdown. Figure 26 shows the relationship between in-rush current and C<sub>SS</sub> with a C<sub>OUT</sub> of 1000µF.




FIGURE 40. IN-RUSH CURRENT vs SOFT-START CAPACITANCE

Submit Document Feedback intersil FN6660.7 12

#### **Output Voltage Selection**

An external resistor divider is used to scale the output voltage relative to the internal reference voltage. This voltage is then fed back to the error amplifier. The output voltage can be programmed to any level between 0.8V and 5.5V. An external resistor divider,  $R_3$  and  $R_4$ , is used to set the output voltage as shown in Equation 1. The recommended value for  $R_4$  is  $500\Omega$  to  $1k\Omega$ .  $R_3$  is then chosen according to Equation 2:

$$V_{OUT} = 0.5V \times \left(\frac{R_3}{R_4} + 1\right) \tag{EQ. 1}$$

$$R_3 = R_4 \times \left(\frac{V_{OUT}}{0.5V} - 1\right) \tag{EQ. 2}$$

#### **External Capacitor Requirements**

External capacitors are required for proper operation. To ensure optimal performance careful attention must be paid to the layout guidelines and selection of capacitor type and value.

#### **OUTPUT CAPACITOR**

The ISL80102 and ISL80103 applies state-of-the-art internal compensation to keep selection of the output capacitor simple for the customer. Stable operation over full temperature,  $V_{IN}$  range,  $V_{OUT}$  range and load extremes are guaranteed for all ceramic capacitors and values assuming a  $10\mu F$  X5R/X7R is used for local bypass on  $V_{OUT}$ . This minimum capacitor (see Table 1 components value selection) must be connected to  $V_{OUT}$  and Ground pins of the LDO with PCB traces no longer than 0.5cm.

Lower cost Y5V and Z5U type ceramic capacitors are acceptable if the size of the capacitor is larger to compensate for the significantly lower tolerance over X5R/X7R types. Additional capacitors of any value in Ceramic, POSCAP or Alum/Tantalum Electrolytic types may be placed in parallel to improve PSRR at higher frequencies and/or load transient AC output voltage tolerances.

#### **INPUT CAPACITOR**

The minimum input capacitor required for proper operation is  $10\mu F$  having a ceramic dielectric. This minimum capacitor must be connected to  $V_{IN}$  and ground pins of the LDO with PCB traces no longer than 0.5cm.

#### **Phase Boost Capacitor (Optional)**

The ISL80102 and ISL80103 are designed to be stable with  $10\mu F$  or larger ceramic capacitor.

Applications using the ADJ versions may see improved performance with the addition of a small ceramic capacitor  $C_{PB}$  as shown in Figure 2. on page 2. The conditions where  $C_{PB}$  may be beneficial are: (1)  $V_{OUT} > 1.5V$ , (2)  $C_{OUT} = 10\mu F$ , and (3) tight AC voltage regulation band.

 $C_{PB}$  introduces phase lead with the product of  $R_3$  and  $C_{PB}$  that results in increasing the bandwidth of the LDO. Typical  $R_3 \times C_{PB}$  should be less than  $0.4\mu s$  (400ns).

#### **Current Limit Protection**

The ISL80102 and ISL80103 family of LDOs incorporates protection against overcurrent due to short, overload condition applied to the output and the in-rush current that occurs at start-up. The LDO performs as a constant current source when the output current exceeds the current limit threshold noted in the "Electrical Specifications" table on page 4. If the short or overload condition is removed from V<sub>OUT</sub>, then the output returns to normal voltage mode regulation. In the event of an overload condition, the LDO might begin to cycle on and off due to the die temperature exceeding the thermal fault condition.

#### **Power Dissipation and Thermals**

The junction temperature must not exceed the range specified in the <u>"Recommended Operating Conditions (Note 8)" on page 4</u>. The power dissipation can be calculated by using <u>Equation 3</u>:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
 (EQ. 3)

The maximum allowable junction temperature,  $T_{J(MAX)}$  and the maximum expected ambient temperature,  $T_{A(MAX)}$  will determine the maximum allowable power dissipation as shown in Equation 4:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$$
 (EQ. 4)

Where  $\theta_{\text{JA}}$  is the junction-to-ambient thermal resistance.

For safe operation, please make sure that power dissipation calculated in Equation 3,  $P_D$ , be less than the maximum allowable power dissipation  $P_{D(MAX)}$ .

The DFN package uses the copper area on the PCB as a heatsink. The EPAD of this package must be soldered to the copper plane (GND plane) for heat sinking. Figure 41 shows a curve for the  $\theta_{JA}$  of the DFN package for different copper area sizes.




FIGURE 41. 3mmx3mm-10 PIN DFN ON 4-LAYER PCB WITH THERMAL VIAS  $\theta_{JA}$  vs EPAD-MOUNT COPPER LAND AREA ON PCB

#### **Thermal Fault Protection**

In the event the die temperature exceeds typically  $+160\,^{\circ}$ C, then the output of the LDO will shut down until the die temperature can cool down to typically  $+145\,^{\circ}$ C. The level of power combined with the thermal impedance of the package ( $+48\,^{\circ}$ C/W for DFN) will determine if the junction temperature exceeds the thermal shutdown temperature.

Submit Document Feedback 13 intersil FN6660.7

## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
April 8, 2016	FN6660.7	Updated Ordering Information table (on page 3), Note 1 to include quantities for tape and reel options. Changed VOUT range upper limit from "5V to 5.5V" on page 1, in the "Recommended Operating Conditions (Note 7)" on page 4 and in the "Output Voltage Selection" on page 12  Electrical Spec table test conditions changed from: V <sub>IN</sub> = V <sub>OUT</sub> + 0.4V, V <sub>OUT</sub> = 1.8V, C <sub>IN</sub> = C <sub>OUT</sub> = 10μF, T <sub>J</sub> = +25 °C, I <sub>LOAD</sub> = 0A, to: 2.2V < V <sub>IN</sub> < 6V, V <sub>OUT</sub> = 0.5V, T <sub>J</sub> = +25 °C, I <sub>LOAD</sub> = 0A  Changed Test conditions in "Output Noise Voltage" on page 5 from: ILOAD = 10mA, BW = 300Hz <f< "dropout="" (note="" 100;="" 300khz;="" 49="" 5="" 5.5v="" 9)"="" added="" and="" bw="100Hz&lt;f&lt;100kHz" changed="" for="" from:="" iload="3A," on="" page="" parameters="" rows="" show="" to="" to:="" two="" typ="" v<sub="" vin="2.2V," voltage="" vout="1.8V,">OUT conditions.  Updated verbiage for "About Intersil" on page 16.  Updated POD L10.3x3 to most updated revision with changes as follows:  Added missing dimension 0.415 in Typical Recommended land pattern.  Shortened the e-pad rectangle on both the recommended land pattern and the package bottom view to line up with the centers of the corner pins.  Changed Tiebar note 4, from: Tiebar shown (if present) is a non-functional feature.  to: Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).</f<>
May 23, 2013	FN6660.6	Pin Descriptions on page page 2, updated EPAD section From: EPAD at ground potential. Soldering it directly to GND plane is optional. To: EPAD must be connected to copper plane with as many vias as possible for proper electrical and optimal thermal performance.  Removed obsolete part numbers: ISL80102IR33Z, ISL80102IR50Z, ISL80103IR33Z, ISL80103IR50Z from ordering information table on page 3.  Added evaluation boards to ordering information table on page 3: ISL80103IR50Z and ISL80103EVAL2Z. Features on page 1: Removed 5 Ld T0220 and 5 Ld T0263. Input Voltage Requirements on page 12: Removed the sentence "those applications that cannot accommodate the profile of the T0220/T0263".
June 14, 2012	FN6660.5	In "Thermal Information" on page 4, corrected $\theta_{JA}$ from 48 to 45.
February 14, 2012	FN6660.4	Increased "VEN(HIGH)" minimum limit from 0.4V to 0.616 and added the "VEN(LOW)" spec for clarity on page 5.
December 14, 2011	FN6660.3	Increased "Turn-on Threshold" minimum limit on page 5 from 0.3V to 0.4V.  Updated "Package Outline Drawing" on page 16 as follows:  Removed package outline and included center to center distance between lands on recommended land pattern.  Removed Note 4 "Dimension b applies to the metallized terminal and is measured between 0.18mm and 0.30mm from the terminal tip." since it is not applicable to this package. Renumbered notes accordingly.
March 4, 2011	FN6660.2	Converted to new template On page 1- first paragraph, changed "Fixed output voltage options are available in 1.5V, 1.8V, 2.5V, 3.3V and 5V" to "Fixed output voltage options are available in 1.8V, 2.5V, 3.3V and 5V" In "Ordering Information" table on page 2, removed ISL80102IR15Z and ISL80103IR15Z. In Note 3 on page 2, below the "Ordering Information" table, removed '1.5V', so it reads "The 3.3V and 5V fixed output voltages will be released in the future. Please contact Intersil Marketing for more details."

Submit Document Feedback 14 intersil FN6660.7
April 8, 2016

### **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. (Continued)

DATE	REVISION	CHANGE
March 4, 2010	FN6660.1	Corrected Features on page 1 as follows:  -Changed bullet "• 185mV Dropout @ 3A, 125mV Dropout @ 2A" to "• Very Low 120mV Dropout at 3A"  -Changed bullet "• 65dB Typical PSRR" to "• 62dB Typical PSRR"  -Deleted 0.5% Initial VOUT Accuracy  Modified Figure 1 and placed as "TYPICAL APPLICATION" on page 1.  Moved Pinout to page 3  In "Block Diagram" on page 2, corrected resistor associated with M5 from R4 to R5  Updated "Block Diagram" on page 2 as follows"  - Added M8 from SS to ground.  Updated Figure 1 on page 1 as follows:  -Corrected Pin 6 from SS to IRSET  -Removed Note 11 callout "Minimum cap on VIN and VOUT required for stability." Added Note "*CSS is optional.  See Note 12 on Page 5." and "** CPB is optional. See "Functional Description" on page 12 for more information." Added "The 1.5V, 3.3V and 5V fixed output voltages will be released in the future." to Note 3 on page 2.  In "Thermal Information" on page 4, updated Theta JA from 45 to 48.  In "Soft-Start Operation (Optional)" on page 12:  -Changed "The external capacitor always gets discharged to 0V at start-up of after coming out of a chip disable.  "The external capacitor always gets discharged to ground pin potential at start-up or enabling."  -Changed "The soft-start function effectively limits the amount of in-rush current below the programmed current limit during start-up or an enable sequence to avoid an overcurrent fault condition." to "The soft-start feature effectively reduces the in-rush current at power-up or LDO enable until VOUT reaches regulation."  -Added "See Figures 25 through 27 in the "Typical Operating Performance Curves" beginning on page 6."  -Added "RPD is the on resistance of the pull-down MOSFET, M8. RPD is 300Ω typically."
March 4, 2010		Added "Phase Boost Capacitor (Optional)" on page 13.  In "Typical Operating Performance" on page 11, revised figure "PSRR vs VIN" which had 3 curves with "SPECTRAL NOISE DENSITY vs FREQUENCY" which has one curve.  Added "Figure 33. "LOAD TRANSIENT 0A TO 3A, C <sub>OUT</sub> = 10µF CERAMIC, NO CPB (ADJ VERSION)" and "Figure 34. "LOAD TRANSIENT 0A TO 3A, C <sub>OUT</sub> = 10µF CERAMIC, CPB = 1500pF (ADJ VERSION)"
September 30, 2009	FN6660.0	Initial Release.

## **About Intersil About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Submit Document Feedback FN6660.7 15 intersil

## **Package Outline Drawing**

#### L10.3x3

10 LEAD DUAL FLAT PACKAGE (DFN) Rev 11, 3/15



#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Submit Document Feedback 16 intersil\*