#### MAX6821/MAX6825

# Low-Voltage SOT23 µP Supervisors with Manual Reset and Watchdog Timer

#### **General Description**


The MAX6821–MAX6825 are low-voltage microprocessor ( $\mu P$ ) supervisory circuits that combine voltage monitoring, watchdog timer, and manual reset input functions in a 5-pin SOT23 package. Microprocessor supervisory circuits significantly improve system reliability and accuracy compared to separate ICs or discrete components. These devices assert a reset signal whenever the monitored voltage drops below its preset threshold, keeping it asserted for a minimum timeout period after  $V_{CC}$  rises above the threshold. In addition, a watchdog timer monitors against code execution errors. A debounced manual reset is also available. The MAX6821–MAX6825 monitor voltages from +1.8V to +5.0V. These outputs are guaranteed to be in the correct state for  $V_{CC}$  down to +1.0V.

Nine preprogrammed reset threshold voltages are available (see the *Threshold Suffix Guide*). The MAX6821, MAX6822, and MAX6823 all have a manual reset input and a watchdog timer. The MAX6821 has push-pull RESET, the MAX6822 has open-drain RESET, and the MAX6823 has push-pull RESET. The MAX6824 has a watchdog timer and both push-pull RESET and push-pull RESET. The MAX6825 has a manual reset input and both push-pull RESET and push-pull RESET. The *Selector Guide* explains the functions offered in this series of parts.

#### **Applications**

- Set-Top Boxes
- Computers and Controllers
- Embedded Controllers
- Intelligent Instruments
- Critical µP Monitoring
- Portable/Battery-Powered Equipment

### **Pin Configurations**



Typical Operating Circuit appears at end of data sheet.

#### **Features**

- Monitors +1.8V, +2.5V, +3.0V, +3.3V, +5.0V Supplies
- 140ms (min) Reset Timeout Delay
- 1.6s Watchdog Timeout Period (MAX6821/MAX6822/ MAX6823/MAX6824)
- Manual Reset Input (MAX6821/MAX6822/MAX6823/ MAX6825)
- Three Reset Output Options
   Push-Pull RESET
   Push-Pull RESET
   Open-Drain RESET
- Guaranteed Reset Valid to V<sub>CC</sub> = +1.0V
- Immune to Short Negative V<sub>CC</sub> Transients
- No External Components
- Small 5-Pin SOT23 Packages

#### **Ordering Information**

PART*	TEMP RANGE	PIN-PACKAGE
MAX6821_UK-T	-40°C to +125°C	5 SOT23-5
MAX6822_UK-T	-40°C to +125°C	5 SOT23-5
MAX6823_UK-T	-40°C to +125°C	5 SOT23-5
MAX6824_UK-T	-40°C to +125°C	5 SOT23-5
MAX6825_UK-T	-40°C to +125°C	5 SOT23-5

\*Insert the desired suffix letter (from the table below) into the blank to complete the part number

Devices are available in both leaded and lead(Pb)-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

#### Threshold Suffix Guide

SUFFIX	RESET THRESHOLD (V)
L	4.63
M	4.38
Т	3.08
S	2.93
R	2.63
Z	2.32
Y	2.19
W	1.67
V	1.58

**Note:** Bold indicates standard versions. Samples are typically available for standard versions only. All parts require a 2.5k minimum order increment. Contact factory for availability.

Selector Guide appears at end of data sheet.



### MAX6821/MAX6825

## Low-Voltage SOT23 µP Supervisors with Manual Reset and Watchdog Timer

## **Absolute Maximum Ratings**

V <sub>CC</sub> to GND0.3V to +6.0V Open-Drain RESET0.3V to +6.0V	Operating Temperature Range
Push-Pull RESET, RESET, MR, WDI0.3V to (V <sub>CC</sub> + 0.3V)	Storage Temperature Range65°C to +150°C
Input Current (V <sub>CC</sub> )20mA	Lead Temperature (soldering, 10s)+300°C
Output Current (RESET, RESET)20mA	
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
5-Pin SOT23 (derate 7.1mW/°C above +70°C)571mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

 $(V_{CC} = +4.5 \text{V to } +5.5 \text{V for MAX682\_L/M}, V_{CC} = +2.7 \text{V to } +3.6 \text{V for MAX682\_T/S/R}, V_{CC} = +2.1 \text{V to } +2.75 \text{V for MAX682\_Z/Y}, V_{CC} = +1.53 \text{V to } +2.0 \text{V for MAX682\_W/V}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } T_A = +25 ^{\circ}\text{C}.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Bange	V	T <sub>A</sub> = 0°C to +85°C		1.0		5.5	V
Operating Voltage Range	V <sub>CC</sub>	T <sub>A</sub> = -40°C to +125°C		1.2		5.5	]
		V <sub>CC</sub> = +5.5V, no load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		10	20	-
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			30	
V <sub>CC</sub> Supply Current	1	$V_{CC}$ = +3.6V, no load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		7	16	
(MR and WDI Unconnected)	Icc	VCC = +3.6V, 110 10au	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			25	μA
		V <sub>CC</sub> = +3.6V, no load	T <sub>A</sub> = -40°C to +85°C		5	12	
		(MAX6825 only)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			20	
			TA = -40°C to +85°C	4.50	4.63	4.75	
		MAX682_L	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.47	4.63	4.78	
		1443/000 14	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.25	4.38	4.50	
		MAX682_M	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.22	4.38	4.53	
		MAX682_T	T <sub>A</sub> = -40°C to +85°C	3.00	3.08	3.15	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.97	3.08	3.17	
		MAN/000 0	T <sub>A</sub> = -40°C to +85°C	2.85	2.93	3.00	
		MAX682_S	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.83	2.93	3.02	]
VCC Reset Threshold (VCC Falling)	VTH	MAYGOO D	T <sub>A</sub> = -40°C to +85°C	2.55	2.63	2.70	V
(*CC Failing)		MAX682_R	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.53	2.63	2.72	
		MAY600 7	T <sub>A</sub> = -40°C to +85°C	2.25	2.32	2.38	1
		MAX682_Z	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.24	2.32	2.40	
		MANGOO V	T <sub>A</sub> = -40°C to +85°C	2.12	2.19	2.25	
		MAX682_Y	T <sub>A</sub> = -40°C to +125°C	2.11	2.19	2.27	
		MANGOO W	T <sub>A</sub> = -40°C to +85°C	1.62	1.67	1.71	
		MAX682_W	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	1.61	1.67	1.72	
		MAX682_V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.52	1.58	1.62	1
Reset Threshold Temperature Coefficient					60		ppm/°C
Reset Threshold Hysteresis					2 × V <sub>TH</sub>		mV
V <sub>CC</sub> to Reset Output Delay	t <sub>RD</sub>	$V_{CC} = V_{TH}$ to $(V_{TH} - 10)$	00mV)		20		μs

## Low-Voltage SOT23 µP Supervisors with Manual Reset and Watchdog Timer


Watchdog Timeout Period two	UNITS	MAX	TYP	MIN	CONDITIONS	SYMBOL	PARAMETER	
TA = 40°C to +125°C   100   320		280	200	140	TA = -40°C to +85°C	, DD	D (T (D))	
TA = 0°C to +85°C   Vo.     Vo.	ms	320		100	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	TRP	Reset Timeout Period	
Push-Pull or Open-Drain   Vot   Vot   Vot   Vot   Vot   Vot   Vot   2.55 \( V_1 \)   SINK = 1.2 mA, reset asserted   0.3   0.4   Vot   2.55 \( V_1 \)   SOURCE = 200 \( V_1 \)   A, reset not asserted   0.8 \( \times \) Vot   Vot   Source = 500 \( V_1 \)   A, reset not asserted   0.8 \( \times \) Vot   Vot   Source = 800 \( V_1 \)   A, reset not asserted   0.8 \( \times \) Voc   Voc \( \times \) 4.75 \( V_1 \)   SOURCE = 800 \( V_1 \)   A, reset not asserted   0.8 \( \times \) Voc   Voc \( \times \) 4.75 \( V_1 \)   SOURCE = 800 \( V_1 \)   A, reset not asserted   0.8 \( \times \) Voc   Voc \( \times \) 1.0   1.0   Voc \( \times \) 1.0   Voc \( \times \) 1.0   Voc \( \times \) 1.1   1.0   1.0   1.0   1.0   Voc \( \times \) 1.1   1.0   1.0   1.0   1.0		0.3						
V <sub>CC</sub> ≥ 2.55V, I <sub>SINK</sub> = 1.2mA, reset asserted   0.3     V <sub>CC</sub> ≥ 4.25V, I <sub>SINK</sub> = 3.2mA, reset asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 200µA, reset not asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 3.15V, I <sub>SOURCE</sub> = 500µA, reset not asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 4.75V, I <sub>SOURCE</sub> = 800µA, reset not asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 4.75V, I <sub>SOURCE</sub> = 800µA, reset not asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 4.75V, I <sub>SOURCE</sub> = 1µA, reset asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.0V, I <sub>SOURCE</sub> = 1µA, reset asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.50V, I <sub>SOURCE</sub> = 1µA, reset asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.50V, I <sub>SOURCE</sub> = 100µA, reset asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.50V, I <sub>SOURCE</sub> = 800µA, reset asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.50V, I <sub>SOURCE</sub> = 800µA, reset asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.8 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.3 × V <sub>CC</sub>     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.4     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.5     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.5     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.5     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.5     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, reset not asserted   0.5     V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 1.2mA, res	V	0.3			V <sub>CC</sub> ≥ 1.2V, I <sub>SINK</sub> = 100μA, reset asserted	VOL		
VoH   Vo	7	0.3			V <sub>CC</sub> ≥ 2.55V, I <sub>SINK</sub> = 1.2mA, reset asserted		(Pusn-Pull or Open-Drain)	
Asserted   VoH   Sest   Country	7	0.4			V <sub>CC</sub> ≥ 4.25V, I <sub>SINK</sub> = 3.2mA, reset asserted			
Asserted   Asserte				0.8 × V <sub>CC</sub>	V <sub>CC</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 200μA, reset not asserted			
Asserted   Asserte	V			0.8 × V <sub>CC</sub>	V <sub>CC</sub> ≥ 3.15V, I <sub>SOURCE</sub> = 500μA, reset not asserted	V <sub>OH</sub>		
Cc   V   H. Reset intrasserted   H. Reset intrasser				0.8 × V <sub>CC</sub>	$V_{CC} \ge 4.75V$ , $I_{SOURCE} = 800\mu\text{A}$ , reset not asserted			
RESET Output HIGH (Push-Pull Only)       VOH $V_{CC} \ge 1.50V$ , $I_{SOURCE} = 100\mu A$ , reset asserted $0.8 \times V_{CC}$ RESET Output LOW (Push-Pull Only) $V_{CC} \ge 4.25V$ , $I_{SOURCE} = 800\mu A$ , reset asserted $0.8 \times V_{CC}$ MANUAL RESET INPUT (MAX6821/MAX6821/MAX6822/MAX6823/MAX6825) $V_{IL}$ $V_{IR} = 1.2mA$ , reset not asserted $0.3$ MR Input Voltage $V_{IL}$ $V_{IH}$	μА	1.0			V <sub>CC</sub> > V <sub>TH</sub> , RESET not asserted	I <sub>LKG</sub>		
Push-Pull Ónly   VoH   VcC ≥ 1.50V, Isource = 100µA, reset asserted   0.8 × VcC   VcC ≥ 2.55V, Isource = 500µA, reset asserted   0.8 × VcC   VcC ≥ 4.25V, Isource = 800µA, reset asserted   0.8 × VcC   VcC ≥ 1.8V, IsinK = 500µA, reset not asserted   0.3 × VcC   VcC ≥ 1.8V, IsinK = 1.2mA, reset not asserted   0.3 × VcC   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.4   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 3.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4.75V, IsinK = 1.2mA, reset not asserted   0.5 × VcC   VcC ≥ 4				0.8 × V <sub>CC</sub>	$V_{CC} \ge 1.0V$ , $I_{SOURCE} = 1\mu A$ , reset asserted, $T_A = 0$ °C to +85°C			
$ V_{CC} ≥ 2.55V,  _{SOURCE} = 500μA, reset asserted   0.8 × V_{CC}   V_{CC} ≥ 4.25V,  _{SOURCE} = 800μA, reset asserted   0.8 × V_{CC}   V_{CC} ≥ 4.25V,  _{SOURCE} = 800μA, reset asserted   0.8 × V_{CC}   V_{CC} ≥ 1.8V,  _{SINK} = 500μA, reset not asserted   0.3   V_{CC} ≥ 3.15V,  _{SINK} = 1.2mA, reset not asserted   0.3   V_{CC} ≥ 4.75V,  _{SINK} = 3.2mA, reset not asserted   0.4   V_{CC} ≥ 4.75V,  _{SINK} = 3.2mA, reset not asserted   0.4   V_{IL}   V_{IL}   V_{IH}   V_{IL}   V_{IH}   V_{IL}   V$	V			0.8 × V <sub>CC</sub>	V <sub>CC</sub> ≥ 1.50V, I <sub>SOURCE</sub> = 100μA, reset asserted	V <sub>OH</sub>		
RESET Output LOW (Push-Pull Only) $V_{CC} \ge 1.8V, \  _{SINK} = 500\mu\text{A}, \ reset \ not \ asserted} \qquad 0.3$ $V_{CC} \ge 3.15V, \  _{SINK} = 1.2\text{mA}, \ reset \ not \ asserted} \qquad 0.3$ $V_{CC} \ge 4.75V, \  _{SINK} = 3.2\text{mA}, \ reset \ not \ asserted} \qquad 0.4$ $\overline{MR} \text{ Input Voltage} \qquad V_{IL} \qquad 0.7 \times V_{CC}$ $\overline{MR} \text{ Minimum \ Input Pulse} \qquad 1$ $\overline{MR} \text{ Glitch \ Rejection} \qquad 100$ $\overline{MR} \text{ to \ Reset \ Delay} \qquad 200$ $\overline{MR} \text{ Pullup \ Resistance} \qquad 25  50  75$ $\overline{MR} \text{ Watchdog \ Timeout \ Period} \qquad 140$ $\overline{MR} \text{ Clitch \ Reset \ Delay} \qquad 140$ $\overline{MR} \text{ Clitch \ Reset \ Delay} \qquad 140$ $\overline{MR} \text{ Clitch \ Reset \ Delay} \qquad 140$ $\overline{MR} \text{ Clitch \ Reset \ Delay} \qquad 140$ $\overline{MR} \text{ Clitch \ Resistance} \qquad 140$ $\overline{MR} \text{ Clitch \ Reset \ Delay} \qquad 140$				0.8 × V <sub>CC</sub>	$V_{CC} \ge 2.55V$ , $I_{SOURCE} = 500\mu$ A, reset asserted		(i doi: i dii Oriiy)	
RESET Output LOW (Push-Pull Only) $V_{CC} \ge 3.15V,   _{SINK} = 1.2 \text{mA},  \text{reset not asserted} \qquad 0.3$ $V_{CC} \ge 4.75V,   _{SINK} = 3.2 \text{mA},  \text{reset not asserted} \qquad 0.4$ MANUAL RESET INPUT (MAX6821/MAX6822/MAX6823/MAX6825) $\overline{MR} \text{ Input Voltage} \qquad V_{IL} \qquad 0.3 \times V_{CC}$ $\overline{MR} \text{ Minimum Input Pulse} \qquad 1$ $\overline{MR} \text{ Glitch Rejection} \qquad 100$ $\overline{MR} \text{ to Reset Delay} \qquad 200$ $\overline{MR} \text{ Pullup Resistance} \qquad 25  50  75$ WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)}  Watchdog Timeout Period $V_{CC} \ge 3.15V,   _{SINK} = 1.2 \text{mA},  \text{reset not asserted} \qquad 0.3$ $0.3 \times V_{CC} \ge 4.75V,   _{SINK} = 3.2 \text{mA},  \text{reset not asserted} \qquad 0.4$				0.8 × V <sub>CC</sub>	V <sub>CC</sub> ≥ 4.25V, I <sub>SOURCE</sub> = 800μA, reset asserted			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0.3			V <sub>CC</sub> ≥ 1.8V, I <sub>SINK</sub> = 500μA, reset not asserted		DECET Output LOW	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V	0.3						
MR Input Voltage         V <sub>IL</sub> 0.3 × V <sub>CC</sub> MR Minimum Input Pulse         1           MR Glitch Rejection         100           MR to Reset Delay         200           MR Pullup Resistance         25 50 75           WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)           Watchdog Timeout Period         T <sub>A</sub> = -40°C to +85°C         1.12 1.60 2.40		0.4			$V_{CC} \ge 4.75V$ , $I_{SINK} = 3.2mA$ , reset not asserted			
MR Input Voltage         V <sub>IH</sub> 0.7 × V <sub>CC</sub> MR Minimum Input Pulse         1           MR Glitch Rejection         100           MR to Reset Delay         200           MR Pullup Resistance         25 50 75           WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)           Watchdog Timeout Period         T <sub>A</sub> = -40°C to +85°C         1.12 1.60 2.40					2/MAX6823/MAX6825)	21/MAX682	MANUAL RESET INPUT (MAX68	
MR Minimum Input Pulse         1           MR Glitch Rejection         100           MR to Reset Delay         200           MR Pullup Resistance         25 50 75           WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)         T <sub>A</sub> = -40°C to +85°C         1.12 1.60 2.40	; v	3 × V <sub>CC</sub>	0.3			$V_{IL}$	MP Input Voltage	
MR Glitch Rejection         100           MR to Reset Delay         200           MR Pullup Resistance         25 50 75           WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)         TA = -40°C to +85°C         1.12 1.60 2.40	v			0.7 × V <sub>CC</sub>		$V_{IH}$	WIN IIIput Voltage	
MR to Reset Delay         200           MR Pullup Resistance         25 50 75           WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)         TA = -40°C to +85°C         1.12 1.60 2.40	μs			1			MR Minimum Input Pulse	
MR Pullup Resistance         25         50         75           WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)           Watchdog Timeout Period         TA = -40°C to +85°C         1.12         1.60         2.40	ns		100				MR Glitch Rejection	
WATCHDOG INPUT (MAX6821/MAX6822/MAX6823/MAX6824)           Watchdog Timeout Period         TA = -40°C to +85°C         1.12         1.60         2.40	ns		200				MR to Reset Delay	
Watchdog Timeout Period	kΩ	75	50	25			MR Pullup Resistance	
Watchdog Limeout Period   two					AX6823/MAX6824)	AX6822/MA	WATCHDOG INPUT (MAX6821/M	
$T_{A} = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$ 0.80 2.60		2.40	1.60	1.12	T <sub>A</sub> = -40°C to +85°C		Matchdon Time out Deried	
	s	2.60		0.80	T <sub>A</sub> = -40°C to +125°C	ιWD	vvatchdog i imeout Period	
WDI Pulse Width (Note 2) t <sub>WDI</sub> 50	ns			50		t <sub>WDI</sub>	WDI Pulse Width (Note 2)	
V <sub>II</sub> 0.3 × V <sub>C</sub>	; v	0.3 × V <sub>CC</sub>					WDI Input Voltage	
WDI Input Voltage $V_{IH}$ $0.7 \times V_{CC}$				0.7 × V <sub>CC</sub>			wor input voltage	
WDI Input Current   WDI = V <sub>CC</sub> , time average   120   160	μA	160	120		WDI = V <sub>CC</sub> , time average	hum	WDI Input Current	
WDI Input Current  WDI = 0, time average  -20 -15	μΑ		-15	-20	WDI = 0, time average	IDWi	WDI IIIput Guireilt	


Note 1: Over-temperature limits are guaranteed by design and not production tested. Devices tested at  $T_A = +25$ °C.


Note 2: Guaranteed by design and not production tested.


## **Typical Operating Characteristics**


(TA = +25°C, unless otherwise noted.)




















## Low-Voltage SOT23 µP Supervisors with Manual Reset and Watchdog Timer

#### **Pin Description**

	PIN NUMBEI				PIN	FUNCTION
MAX6821	MAX6822	MAX6823	MAX6824	MAX6825	NAME	FUNCTION
	1	1	1	1	RESET	Active-Low Open-Drain or Push-Pull Reset Output. $\overline{\text{RESET}}$ changes from high to low when the $V_{CC}$ input drops below the selected reset threshold, $\overline{\text{MR}}$ is pulled low, or the watchdog triggers a reset. $\overline{\text{RESET}}$ remains low for the reset timeout period after $V_{CC}$ exceeds the device reset threshold, $\overline{\text{MR}}$ goes low to high, or the watchdog triggers a reset.
1			3	3	RESET	Active-High Push-Pull Reset Output. RESET changes from low to high when the $V_{CC}$ input drops below the selected reset threshold, $\overline{MR}$ is pulled low, or the watchdog triggers a reset. RESET remains high for the reset timeout period after $V_{CC}$ exceeds the device reset threshold, $\overline{MR}$ goes low to high, or the watchdog triggers a reset.
2	2	2	2	2	GND	Ground
3	3	3		4	MR	Active-Low Manual Reset Input. Internal 50k $\Omega$ pullup to $V_{CC}$ . Pull low to force a reset. Reset remains active as long as $\overline{MR}$ is low and for the reset timeout period after $\overline{MR}$ goes high. Leave unconnected or connect to $V_{CC}$ if unused.
4	4	4	4		WDI	Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer runs out and a reset is triggered for the reset timeout period. The internal watchdog timer clears whenever reset is asserted, the manual reset is asserted, or WDI sees a rising or falling edge. If WDI is left unconnected or is connected to a three-stated buffer output, the watchdog feature is disabled.
5	5	5	5	5	V <sub>CC</sub>	Supply Voltage and Input for Reset Threshold Monitor

## **Detailed Description**

#### **RESET/RESET Output**

A µP's reset input starts the µP in a known state. The MAX6821–MAX6825 µP supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. Whenever  $V_{CC}$  falls below the reset threshold, the reset output asserts low for  $\overline{RESET}$  and high for RESET. Once  $V_{CC}$  exceeds the reset threshold, an internal timer keeps the reset output asserted for the specified reset timeout period ( $t_{RP}$ ); after this interval, reset output returns to its original state (see Figure 2).

#### **Manual Reset Input**

Many  $\mu P$ -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. On the MAX6821/MAX6822/MAX6823/MAX6825, a logic low on  $\overline{\text{MR}}$  asserts a reset. Reset remains asserted while  $\overline{\text{MR}}$  is low, and for the timeout period (140ms min) after it

returns high.  $\overline{MR}$  has an internal  $50k\Omega$  pullup resistor, so it can be left open if not used. This input can be driven with CMOS logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from  $\overline{MR}$  to GND to create a manual reset function; external debounce circuitry is not required. If  $\overline{MR}$  is driven from long cables or the device is used in a noisy environment, connect a  $0.1\mu F$  capacitor from  $\overline{MR}$  to GND to provide additional noise immunity.

#### Watchdog Input

In the MAX6821–MAX6824, the watchdog circuit monitors the  $\mu$ P's activity. If the  $\mu$ P does not toggle (low to high or high to low) the watchdog input (WDI) within the watchdog timeout period (1.6s nominal), reset asserts for the reset timoeout period. The internal 1.6s timer can be cleared by either a reset pulse or by toggling WDI. The WDI can detect pulses as short as 50ns. While reset is asserted, the timer remains cleared and does not count. As soon as reset is released, the timer starts counting (see Figure 3).

## Low-Voltage SOT23 µP Supervisors with Manual Reset and Watchdog Timer




Figure 1. Functional Diagram

Disable the watchdog function by leaving WDI unconnected or by three-stating the driver connected to WDI. The watchdog input is internally driven low during the first 7/8 of the watchdog timeout period and high for the last 1/8 of the watchdog timeout period. When WDI is left unconnected, this internal driver clears the 1.6s timer every 1.4s. When WDI is three-stated or unconnected, the maximum allowable leakage current is 10µA and the maximum allowable load capacitance is 200pF.

### **Applications Information**

#### **Watchdog Input Current**

The MAX6821/MAX6822/MAX6823/MAX6824 WDI inputs are internally driven through a buffer and series resistor from the watchdog timer (Figure 1). When WDI is left unconnected, the watchdog timer is serviced within the watchdog timeout period by a low-high-low pulse from the counter chain. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog timeout period, pulsing it low-high-low once within the first 7/8 of the watchdog timeout period to reset the watchdog timer. If WDI is externally driven high for the majority of the timeout period, up to 160µA can flow into WDI.




Figure 2. Reset Timing Diagram

## Interfacing to µPs with Bidirectional Reset Pins

Since the  $\overline{\text{RESET}}$  output on the MAX6822 is open drain, it interfaces easily with  $\mu\text{Ps}$  that have bidirectional reset pins, such as the Motorola 68HC11. Connecting the  $\mu\text{P}$  supervisor's  $\overline{\text{RESET}}$  output directly to the microcontroller's  $\overline{\text{RESET}}$  pin with a single pullup resistor allows either device to assert reset (see Figure 4).

#### **Negative-Going Vcc Transients**

These supervisors are relatively immune to short-duration, negative-going  $V_{CC}$  transients (glitches), which usually do not require the entire system to shut down.

## Low-Voltage SOT23 µP Supervisors with Manual Reset and Watchdog Timer




Figure 3. Watchdog Timing Relationship

Resets are issued to the µP during power-up, power-down, and brownout conditions. The Typical Operating Characteristics show a graph of the MAX6821–MAX6825's Maximum V<sub>CC</sub> Transient Duration vs. Reset Threshold Overdrive, for which reset pulses are not generated. The graph was produced using negative-going V<sub>CC</sub> pulses, starting at the standard monitored voltage and ending below the reset threshold by the magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a negative-going V<sub>CC</sub> transient can typically have without triggering a reset pulse. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a V<sub>CC</sub> transient that goes 100mV below the reset threshold and lasts for 20µs or less will not trigger a reset pulse.

#### **Watchdog Software Considerations**

One way to help the watchdog timer monitor software execution more closely is to set and reset the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-high-low. This technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watchdog from timing out.

Figure 5 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should hang in any subroutine, the problem would quickly be corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued. As described in the Watchdog Input Current section, this scheme results in higher time average WDI input current than does leaving WDI low for the majority of the timeout period and periodically pulsing it low-high-low.




Figure 4. Interfacing open-Drain  $\overline{RESET}$  to  $\mu Ps$  with Bidirectional Reset I/O





Figure 5. Watchdog Flow Diagram


## **Typical Operating Circuit**



#### **Selector Guide**

FUNCTION	ACTIVE-LOW RESET	ACTIVE-HIGH RESET	OP <u>EN-DR</u> AIN RESET	WATCHDOG INPUT	MANUAL RESET INPUT
MAX6821	_	V	_	V	V
MAX6822	_	_	~	V	V
MAX6823	~	_	_	V	V
MAX6824	V	V	_	V	_
MAX6825	V	V	_	_	V

### **Pin Configurations (continued)**



## **Chip Information**

TRANSISTOR COUNT: 750 PROCESS: BICMOS

## **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE NO.	LAND PATTERN
TYPE	CODE		NO.
5 SOT23	U5-1	21-0057	_

### MAX6821/MAX6825

## Low-Voltage SOT23 µP Supervisors with Manual Reset and Watchdog Timer

## **Revision History**

REVISI NUMB	 REVISION DATE	DESCRIPTION	PAGES CHANGED
3	7/14	No /V OPNs; removed automotive reference from Applications section	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Maxim Integrated:

```
        MAX6821RUK+T
        MAX6821SUK+T
        MAX6822LUK+T
        MAX6822MUK+T
        MAX6822RUK+T
        MAX6822SUK+T

        MAX6822WUK+T
        MAX6822ZUK+T
        MAX6823LUK+T
        MAX6823MUK+T
        MAX6823RUK+T
        MAX6823SUK+T

        MAX6823VUK+T
        MAX6823YUK+T
        MAX6823ZUK+T
        MAX6824SUK+T
        MAX6824WUK+T

        MAX6825LUK+T
        MAX6825SUK+T
        MAX6825TUK+T
        MAX6823TUK-T
        MAX6823TUK-T

        MAX6823SUK-T
        MAX6825VUK+T
        MAX6825VUK+T
        MAX6825VUK+T
```