

Low-Noise, High-PSRR, 250mA Linear Regulator

#### **DESCRIPTION**

The MP20056 is a low-dropout linear regulator that supplies up to 250mA current with a 100mV dropout voltage and can operate from 2.5V to 5.5V input. The output voltage is preset at 1.8V, 2.5V or 3.3V for the two different packages. An external resistor divider can adjust the output voltage from 0.8V to 5V.

An internal PMOS pass element allows for a low 150µA ground current, making the MP20056 suitable for battery-powered devices. Other features include low-power shutdown, short-circuit protection, and thermal protection. The MP20056 is available in a 2mm×2mm 8-pin QFN and a 5-pin TSOT23-5 packages.

#### **FEATURES**


- Up to 250mA Output Current
- Low 100mV Dropout at 250mA
- Low 150µA Ground Current
- Low Noise: 13μV<sub>RMS</sub> typical (10Hz to 100kHz)
- 63dB PSRR @1kHz
- Stable with Ceramic Capacitor
- Excellent Load/Line Transient Response
- Current Limiting and Thermal Protection
- Fixed output voltage 1.8V and 3.3V.
- Adjustable Output Voltage from 0.8V to 5V Using an External Resistor Divider

### **APPLICATIONS**

- Notebook Computers
- Cordless Phones
- Cellular Phones
- Wireless Communication Equipment
- Hand-Held Instruments

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

#### TYPICAL APPLICATION





### **ORDERING INFORMATION**

Part Number	Package	Top Marking
MP20056GG-18*	QFN-8(2mmx2mm)	See Below
MP20056GJ-33**	TSOT23-5	See Below
MP20056GG-33	QFN-8(2mmx2mm)	See Below
MP20056GJ-25	TSOT23-5	See Below
MP20056GJ	TSOT23-5	See Below

\*For Tape & Reel, add suffix –Z (e.g. MP20056GG-18–Z);

### **TOP MARKING (MP20056GG-18)**

BKY

LLL

BK: product code of MP20056GG-18;

Y: year code; LLL: lot number;

## TOP MARKING (MP20056GJ-33)

| AFTY

AFT: product code of MP20056GJ-33;

Y: year code;

# TOP MARKING (MP20056GG-33)

BVY

LLL

BV: product code of MP20056GG-33;

Y: year code; LLL: lot number;

<sup>\*\*</sup>For Tape & Reel, add suffix -Z(e.g MP20056GJ-33-Z);



## **TOP MARKING (MP20056GJ-25)**

#### | ALAY


ALA: product code of MP20056GJ-25; Y: year code;

## **TOP MARKING (MP20056GJ)**

AWZY

AWZ: product code of MP20056GJ; Y: year code;

### **PACKAGE REFERENCE**





ABSOLUTE MAXIMUM RATINGS (1)
VIN, EN, FB to GND0.3V to +6V OUT to GND0.5V to (V <sub>IN</sub> + 0.5V)
Continuous Power Dissipation (T <sub>A</sub> =25°C) (2) QFN8 (2x2mm)
ESD SUSCEPTIBILITY(3)
HBM (Human Body Mode)
Recommended Operating Conditions (4)
Supply Input Voltage

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
QFN-8 (2mmx2mm)	80	16 °C/V	٧
TSOT23-5	220	110 °C/V	٧

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Devices are ESD sensitive. Handling precaution recommended.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



### **ELECTRICAL CHARACTERISTICS**

 $V_{\text{IN}}$ = $V_{\text{OUT}}$ +0.5V or  $V_{\text{IN}}$ =2.5V, EN= $V_{\text{IN}}$ ,  $V_{\text{OUT}}$  =1.8V or 3.3V. Typical values are at  $T_{j}$ =25°C, unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Units		
Input Voltage			2.5		5.5	V	
Input Under-Voltage Lockout	V <sub>IN</sub> rising, V <sub>OUT</sub> =1.8V		1.95		2.3	V	
Hysteresis of UVLO				160		mV	
FB Voltage	V <sub>OUT</sub> =0.8V, I <sub>OUT</sub> =1mA, T	j=25°C	0.784	8.0	0.816	V	
Output Voltage Accuracy	Iо∪т=1mA, Т <sub>J</sub> =25°С		-2		2	%	
Maximum Output Current	Continuous		250			mA	
Short-Circuit Current Limit	V <sub>OUT</sub> =0, V <sub>IN</sub> ≥2.5V		350	550	850	mA	
In-Regulation Current Limit	V <sub>OUT</sub> within 4% of noi V <sub>IN</sub> =5.5V	rmal output voltage	300	550	800	mA	
Ground Current	I <sub>OUT</sub> =0.1mA			150	250	μA	
Sidding Guilent	I <sub>OUT</sub> =250mA			220	330	μΛ	
Dropout Voltage <sup>(6)</sup>	$I_{OUT}$ =250mA, $V_{OUT}$ =3.3V, $T_{J}$ =25°C			100	150	mV	
Line Regulation <sup>(7)</sup>	$V_{\text{IN}}$ from $V_{\text{OUT}}$ +0.5V or 2.5V to 5.5V, $I_{\text{OUT}}$ =100mA,		-0.15		0.15	%/V	
Load Regulation <sup>(8)</sup>	I <sub>OUT</sub> from 100mA to 250mA	V <sub>OUT</sub> =1.8V, 3.3V	-0.3		0.3	%	
Load Negulation		V <sub>OUT</sub> =2.5V	-0.4		0.4		
	I <sub>OUT</sub> =100mA, f ranges from 10Hz to 100kHz	V <sub>OUT</sub> =1.8V		20		μV <sub>RMS</sub>	
Output-Voltage Noise <sup>(9)</sup>		V <sub>OUT</sub> =3.3V		35			
		V <sub>OUT</sub> =5V		55			
	V <sub>OUT</sub> = 1.8V, 2.5V, 3.3V I <sub>OUT</sub> = 250mA	f=100Hz f=1kHz		65 63			
PSRR <sup>(9)</sup>		f=10kHz		63			
		f=1MHz		33			
Shutdown Supply Current	V <sub>IN</sub> =+5.5V, T <sub>J</sub> =25°C			0.1	0.3	μA	
EN Pin Current , Enabled	V <sub>IN</sub> =V <sub>EN</sub> =+5.5V			0.1	0.3	μΑ	
Startup Time	Cout=4.7µF, Vout=10% to 90%Vout(NOM)	V <sub>OUT</sub> =1.8V	100		300	μs	
		V <sub>OUT</sub> =3.3V, 2.5V	100		450		
EN PIN Threshold	EN Logic High		1.5			V	
	EN Logic Low				0.4	-	
Thermal Shutdown <sup>(9)</sup>				150		°C	
Thermal Shutdown Hysteresis <sup>(9)</sup>				20		°C	

#### Notes:

6) Dropout Voltage is defined as the input to output differential when the output voltage drops 100mV below its nominal value.

7) Line Regulation= 
$$\frac{\left| V_{OUT[V_{IN(MAX)}]} - V_{OUT[V_{IN(MIN)}]} \right|}{\left[ V_{IN(MAX)} - V_{IN(MIN)} \right] \times V_{OUT(NOM)}} \times (\% / V)$$
8) Load Regulation= 
$$\frac{\left| V_{OUT[I_{OUT(MAX)}]} - V_{OUT[I_{OUT(MIN)}]} \right|}{\left[ V_{OUT[I_{OUT(MIN)}]} \right]} \times (\%)$$

9) Design guarantee, no test in production




## **PIN FUNCTIONS**


Pin # QFN-8 (2mmx2mm)	Pin # TSOT23-5	Name	Pin Function	
1, Exposed Pad	2	GND	Ground. Connect exposed pad to GND plane for optimal thermal performance.	
2	3	EN	Regulator Enable Control Input. Drive EN above 1.5V to turn on the MP20056. Drive EN below 0.4V to turn it off. Do not float the EN pin.	
3, 4	1	VIN	Regulator Input. Supply voltage ranges from 2.5V to 5.5V. Bypass with a 2.2µF capacitor. These pins must be externally connected for proper operation even if they are internally connected.	
5, 6	5	VOUT	Regulator Output. Bypass with a standard 4.7µF ceramic capacitor to GND. Connect all the pins together externally.	
7		NC	No Connection. Leave this NC pin open.	
8	4	FB	Feedback Input. Connect FB to the center point of the external resistor divider. The feedback threshold voltage is 0.8V.	





#### TYPICAL PERFORMANCE CHARACTERISTICS


V<sub>IN</sub>=2.5V/3.7V, V<sub>OUT</sub>=1.8V/3.3V, T<sub>A</sub>=25°C unless otherwise noted.






















© 2019 MPS. All Rights Reserved.







### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V<sub>IN</sub>=2.5V, V<sub>OUT</sub>=1.8V, T<sub>A</sub>=25°C unless otherwise noted.












### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V<sub>IN</sub>=3.7V, V<sub>OUT</sub>=3.3V, T<sub>A</sub>=25°C unless otherwise noted.











## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $T_A$ =25°C, unless otherwise noted.







## **FUNCTIONAL BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



#### **OPERATION**

The MP20056 is a low-dropout linear regulator that can supply up to 250mA current, which makes it suitable for very low voltage, low quiescent, low noise, and high PSRR applications, such as wireless LAN transceivers, notebook computers, smartphones, and other low-power electronics.

The MP20056 uses an internal PMOS as the pass element and includes both thermal shutdown and an internal current-limiting circuit.

#### **Dropout Voltage**

Dropout voltage is the minimum input to output differential voltage required for the regulator to maintain an output voltage within 100mV of its nominal value. Because the PMOS pass element behaves as a low-value resistor.

#### **Shutdown**

The MP20056 can be switched ON or OFF by a logic input at the EN pin: Logic high turns the regulator on and logic low turns it off. Tie the EN pin to VIN if the application does not require the shutdown feature. Do not float the EN pin.

#### **Current Limit**

The MP20056 includes a current limit structure that monitors and controls the PMOS gate voltage to limit the guaranteed maximum output current to 0.4A.

#### **Thermal Protection**

Thermal protection turns off the PMOS when the junction temperature exceeds 150°C, allowing the IC to cool. When the IC's junction temperature drops by 20°C, the PMOS will turn on again. Thermal protection limits total power dissipation in the MP20056. For reliable operation, limit the junction temperature to a maximum of 125°C.

#### **Load-Transient Considerations**

The output response of the load-transient consists of a transient response and DC shift—the MP20056's excellent load regulation effectively limits the DC shift. The output voltage transient depends on the output capacitor's value and ESR. Increasing the capacitance and decreasing the ESR will improve the transient response.



### APPLICATION INFORMATION

### **Setting the Output Voltage**

The output voltage of the MP20056 is preset to 1.8V, 2.5V or 3.3V by internal resistor divider. The output voltage also can be adjusted by using an external resistor divider (R1 and R2 in Figure 2).




Figure 2: Setting the Output Voltage

However, the sum of R1 and R2 should not exceed  $10k\Omega$  to minimize their impact on the internal resistor divider. For an accurate outputvoltage setting, use  $1k\Omega$  (±1%) for R2, and determine R1 with:

$$R1 = R2 \times \left( \frac{V_{OUT} - V_{FB}}{V_{FB}} \right)$$

For example, for a 1.1V output voltage, R2 is  $1k\Omega$ , and R1 is  $374\Omega$ . You can select a standard  $374\Omega$ (±1%) resistor for R1.

#### **Power Dissipation**

The power dissipation for any package depends on the thermal resistance of the case and circuit board, the temperature differential between the junction and ambient air, and the rate of air flow. The power dissipation across the device can be represented by the equation:

$$P = (V_{IN} - V_{OUT}) \times I_{OUT}$$

allowable power dissipation can be calculated using the following equation:

$$P_{(MAX)} = (T_{Junction} - T_{Ambient}) / \theta_{JA}$$


Where  $(T_{Junction} - T_{Ambient})$  is the temperature differential between the junction and surrounding environment,  $\theta_{JA}$  is the thermal resistance from the junction to the ambient environment. Connecting the exposed GND pad to a large ground pad or plane helps to channel away heat.

#### **Output Capacitor Selection**

The MP20056 is specifically designed to work with a standard ceramic output capacitor to save space and improve performance. Use a 4.7µF ceramic capacitor for most applications. Larger output capacitors will improve load transient response and reduce noise at the cost of increased size.

#### **External Reverse Voltage Protection**

In some situations, e.g. a backup battery is connected as MP20056 load, the output voltage may be held up while the input is either pulled to ground to some intermediated voltage or is floating. Thus, the output voltage is higher than input voltage. Since MP20056 internal PMOS pass element has a body diode, a current will conduct from the output to input and is not internally limited. It's possible that the IC will be damaged by this unlimited reverse current. To avoid this, it's recommended to place an external diode at input like below.



Adding A Input Diode



### TYPICAL APPLICATION CIRCUITS




Figure 3: 1.8V Fixed Output Application (QFN-8L)




Figure 4: 3.3V Fixed Output Application (TSOT23-5L)






Figure 5: 2.5V Fixed Output Application (TSOT23-5L)



### **PACKAGE INFORMATION**


### QFN-8 (2mm×2mm)






**TOP VIEW** 


**BOTTOM VIEW** 



**SIDE VIEW** 



**DETAIL A** 



**RECOMMENDED LAND PATTERN** 


### NOTE:


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VCCD-3.
- 5) DRAWING IS NOT TO SCALE.



### **PACKAGE INFORMATION**


#### **TSOT23-5**






**TOP VIEW** 


**RECOMMENDED LAND PATTERN** 





**FRONT VIEW** 

**SIDE VIEW** 



DETAIL "A"

#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.