

#### Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



October 2013

# FDMC8015L

# N-Channel Power Trench<sup>®</sup> MOSFET 40 V, 18 A, 26 m $\Omega$

#### **Features**

- Max  $r_{DS(on)} = 26 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 7 \text{ A}$
- Max  $r_{DS(on)}$  = 36 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 6 A
- Low Profile 1 mm max in Power 33
- 100% UIL Tested
- RoHS Compliant


#### **General Description**


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench® process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

#### **Applications**

- Load Switch
- Motor Bridge Switch







#### **MOSFET Maximum Ratings** T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
$V_{DS}$	Drain to Source Voltage			40	V	
$V_{GS}$	Gate to Source Voltage			±20	V	
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25°C		18	A	
	-Continuous (Silicon limited)	T <sub>C</sub> = 25°C		22		
I <sub>D</sub>	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	7		
	-Pulsed			30		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	32	mJ	
D	Power Dissipation	T <sub>C</sub> = 25°C		24	W	
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25°C	(Note 1a)	2.3	VV	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature R	ange		-55 to + 150	°C	

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	5.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC8015L	FDMC8015L	Power 33	13"	12 mm	3000 units

## **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		36		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA

#### On Characteristics

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.8	3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		-6		mV/°C
r <sub>DS(on)</sub>		$V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}$		19.7	26	
	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}$		24	36	mΩ
, ,		$V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}, T_J = 125 ^{\circ}\text{C}$		29	39	
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_{D} = 7 \text{ A}$		30		S

#### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 20 V V 0 V	710	945	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz	94	125	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 – 1 1011 12	58	90	pF
$R_g$	Gate Resistance		1.2		Ω


#### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		6.3	13	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 20 \text{ V}, I_D = 7 \text{ A},$	1.9	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	18	33	ns
t <sub>f</sub>	Fall Time		1.7	10	ns
$Q_{g(TOT)}$	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	13.6	19	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $I_{DD} = 20 \text{ V},$ $I_{D} = 7 \text{ A}$	6.6	10	nC
$Q_{gs}$	Total Gate Charge	I <sub>D</sub> = 7 A	1.9		nC
$Q_{gd}$	Gate to Drain "Miller" Charge		2.5		nC

#### **Drain-Source Diode Characteristics**

$V_{SD}$	1Source to Drain Dioge Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 7 \text{ A}$	(Note 2)	0.84	1.2	V
		$V_{GS} = 0 \text{ V}, I_{S} = 2 \text{ A}$	(Note 2)	0.76	1.1	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 7 A, di/dt = 100 A/μs		18	33	ns
Q <sub>rr</sub>	Reverse Recovery Charge			8.6	18	nC

<sup>1.</sup> R<sub>0JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a. 53 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 125 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu\text{s},$  Duty cycle < 2.0%.
- 3. Starting  $T_J$  = 25 °C; N-ch: L = 1 mH,  $I_{AS}$  = 8 A,  $V_{DD}$  = 36 V,  $V_{GS}$  = 10 V.

#### Typical Characteristics T<sub>.I</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

### **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

### **Typical Characteristics** T<sub>J</sub> = 25 °C unless otherwise noted






Figure 13. Junction-to-Ambient Transient Thermal Response Curve





#### RECOMMENDED LAND PATTERN

#### **NOTES:**

- EXCEPT AS NOTED, PACKAGE CONFORMS TO JEDEC REGISTRATION MO-240 VARIATION BA.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. SEATING PLANE IS DEFINED BY TERMINAL TIPS ONLY
- E. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS.
- F. FLANGE DIMENSIONS INCLUDE INTERTERMINAL FLASH OR PROTRUSION. INTERTERMINAL FLASH OR PROTRUSION SHALL NOT EXCEED 0.25MM PER SIDE.
- G. IT IS RECOMMENDED TO HAVE NO TRACES OR VIA WITHIN THE KEEP OUT AREA.
- H. DRAWING FILENAME: MKT-MLP08Trev4.
- GENERAL RADII FOR ALL CORNERS SHALL BE 0.20MM MAX.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative