MOSFET – Power, Single, N-Channel, DPAK/IPAK 25 V, 73 A

Features

- Trench Technology
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

Applications

- VCORE Applications
- DC-DC Converters
- High/Low Side Switching

MAXIMUM RATINGS (T_J = 25° C unless otherwise stated)

Para	ameter		Symbol	Value	Unit
Drain-to-Source Vo	tage		V _{DSS}	25	V
Gate-to-Source Vol	tage		V _{GS}	±20	V
Continuous Drain		$T_A = 25^{\circ}C$	۱ _D	14	А
Current R _{0JA} (Note 1)		T _A = 85°C		10.9	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	PD	2.0	W
Continuous Drain		$T_A = 25^{\circ}C$	ID	11.2	Α
Current R _{θJA} (Note 2)	Steady State	T _A = 85°C		8.7	
Power Dissipation $R_{\theta JA}$ (Note 2)	Siale	T _A = 25°C	P _D	1.3	W
Continuous Drain		T _C = 25°C	۱ _D	73	А
Current R _{θJC} (Note 1)		T _C = 85°C		56	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	P _D	54.5	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	146	A
Current Limited by P	ackage	T _A = 25°C	I _{DmaxPkg}	45	Α
Operating Junction a Temperature	Operating Junction and Storage Temperature			–55 to +175	°C
Source Current (Body Diode)			۱ _S	45	Α
Drain to Source dV/dt			dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, I _L = 15 A _{pk} , L = 1.0 mH, R _G = 25 Ω)			EAS	112.5	mJ
Lead Temperature for (1/8" from case for 1		Purposes	ΤL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
25 V	$6.2 \text{ m}\Omega @ 10 \text{ V}$	73 A	
20 0	9.3 mΩ @ 4.5 V	73A	





MARKING DIAGRAMS & PIN ASSIGNMENTS



* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.75	°C/W
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	73.5	
Junction-to-Ambient - Steady State (Note 2)	$R_{ hetaJA}$	116	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	lition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	= 250 μA	25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				22		mV/°C
Zero Gate Voltage Drain Current	I_{DSS} $V_{GS} = 0 V,$ $T_J = 25^{\circ}C$		$T_J = 25^{\circ}C$			1.0	•
		V _{DS} = 20 V	T _J = 125°C			10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±20 V				±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.45		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		5.2	6.2	
		V _{GS} = 4.5 V	I _D = 30 A		7.3	9.3	mΩ
Forward Transconductance	9 FS	V _{DS} = 1.5 V, I	_D = 15 A		55		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}				1563		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 M	Hz, V _{DS} = 12 V		405		pF
Reverse Transfer Capacitance	C _{RSS}				200		
Total Gate Charge	Q _{G(TOT)}				12.8	19.2	
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 30 A			1.3		
Gate-to-Source Charge	Q _{GS}				4.7		nC
Gate-to-Drain Charge	Q _{GD}				5.2		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, \text{ V}_{DS} = 7$	15 V, I _D = 30 A		25.7		nC

SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t _{d(ON)}		12.6	
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V,	20.2	
Turn-Off Delay Time	t _{d(OFF)}	I_D = 15 A, R_G = 3.0 Ω	16.4	ns
Fall Time	t _f		5.1	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2%.


4. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified) (continued)


Parameter	Symbol	Test Conc	lition	Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (I	Note 4)						
Turn-On Delay Time	t _{d(ON)}				7.7		
Rise Time	t _r	V _{GS} = 11.5 V, V	V _{GS} = 11.5 V, V _{DS} = 15 V, I _D = 15 A, R _G = 3.0 Ω		17.3		
Turn-Off Delay Time	t _{d(OFF)}	$I_{\rm D} = 15 {\rm A}, {\rm R}_{\rm G} = 3.0 {\Omega}$			23.8		ns
Fall Time	t _f				2.8		
DRAIN-SOURCE DIODE CHARACT	ERISTICS			-			
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$		0.87	1.2	V
		$V_{GS} = 0 V, I_{S} = 30 A T_{J} = 125^{\circ}C$		0.73		v	
Reverse Recovery Time	t _{RR}				11.6		
Charge Time	t _a	V_{GS} = 0 V, dIS/dt = 100 A/µs, I_{S} = 30 A			7.8		ns
Discharge Time	t _b				3.7		
Reverse Recovery Charge	Q _{RR}				3.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance	LS				2.49		nH
Drain Inductance, DPAK	L _D				0.0164		
Drain Inductance, IPAK	L _D	T _A = 25°C			1.88		
Gate Inductance	L _G				3.46		
Gate Resistance	R _G				0.7		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES




Figure 13. Thermal Response


ORDERING INFORMATION

Device	Package	Shipping [†]
NTD4858NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4858N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4858N-35G	IPAK Trimmed Lead $(3.5 \pm 0.15 \text{ mm})$ (Pb-Free)	75 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA **ISSUE B**



2.58 < 0.102 . 5.80 6.17 1.60 0.228 0.063 0.243 $\left(\frac{mm}{inches}\right)$

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS D3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

PLANE H.						
	INC	HES	MILLIMETER			
DIM	MIN	MAX	MIN	MAX		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
b	0.025	0.035	0.63	0.89		
b2	0.030	0.045	0.76	1.14		
b3	0.180	0.215	4.57	5.46		
С	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
E	0.250	0.265	6.35	6.73		
е	0.090	BSC	2.29 BSC			
н	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.108 REF		2.74 REF			
L2	0.020 BSC		0.51	BSC		
L3	0.035	0.050	0.89	1.27		
L4		0.040		1.01		
Z	0.155		3.93			


STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SCALE 3:1

PACKAGE DIMENSIONS

3.5 MM IPAK, STRAIGHT LEAD CASE 369AD **ISSUE B**





OPTIONAL CONSTRUCTION

- NOTES: 1... DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2... CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. 4. DIMENSIONS D AND E DO NOT INCLUDE

	D GATE OR MOLD FLASH.	


	MILLIN	IETERS		
DIM	MIN	MAX		
Α	2.19	2.38		
A1	0.46	0.60		
A2	0.87	1.10		
b	0.69	0.89		
b1	0.77	1.10		
D	5.97	6.22		
D2	4.80			
Е	6.35	6.73		
E2	4.57	5.45		
E3	4.45	5.46		
е	2.28 BSC			
L	3.40	3.60		
L1		2.10		
L2	0.89	1.27		


STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE

4. DRAIN

PACKAGE DIMENSIONS

IPAK CASE 369D





IOI	TES:
1.	DIMENSIONING AND TOLERANCING PER
	ANSI Y14 5M 1982

2. CONTROLLING DIMENSION: INCH.

Ν

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
в	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
ĸ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
v	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

ON Semiconductor and **())** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.com/site/pdf/Patent-Marking.pdf. SCILLC products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized subject to all applicable copyright as negligent regarding the design or manufacture of the part. SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized solutions and legas that SCILLC as negaring the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employe

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative