RENESAS

DATASHEET

ISL54060, ISL54061

Negative Signal Swing, Sub-ohm, Dual SPST Single Supply Switch

FN6580 Rev.2.01 Feb 20, 2020

The ISL54060 and ISL54061 devices are a low ON-resistance, low voltage, bi-directional, dual single-pole/single-throw (SPST) analog switch. It is designed to operate from a single +1.8V to +6.5V supply and pass signals that swing down to 6.5V below the positive supply rail. Targeted applications include battery powered equipment that benefit from low r_{ON} (0.56 Ω), low power consumption (8nA) and fast switching speeds (t_{ON} = 55ns, t_{OFF} = 18ns). The digital inputs are 1.8V logic-compatible up to a +3V supply. The ISL54060, ISL54061 are offered in a small form factor package, alleviating board space limitations. It is available in a tiny 10 Ld 1.8 x 1.4mm µTQFN or 10 Ld 3x3mm TDFN

package. The ISL54060 is a committed dual single-pole/single-throw (SPST) that consist of two normally open (NO) switches with independent logic control. The ISL54061 is a committed dual

single-pole/single-throw (SPST) that consist of two normally closed (NC) switches with independent logic control.

TABLE 1. FEATURES AT A GLANCE

	ISL54060	ISL54061			
Number of Switches	tches 2 2				
SW	SPST NO SPST N				
4.3V r _{ON}	0.65Ω 0.65Ω				
4.3V t _{ON} /t _{OFF}	43ns/23ns	43ns/23ns			
2.7V r _{ON}	0.9Ω 0.9Ω				
2.7V t _{ON} /t _{OFF}	55ns/18ns	55ns/18ns			
1.8V r _{ON}	1.8Ω	1.8Ω			
1.8V t _{ON} /t _{OFF}	145ns/28ns 145ns/28r				
Packages	10 Ld µTQFN, 10 Ld TDFN				

ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE 2.0 100mA 1.8 Ісом 1.8V 1.6 1.4 **ron (**വ) 1.2 1.0 0.8 2.7V 0.6 0.4 0.2 -5 -4 -3 -2 2 3 0 1 4 5 V_{COM} (V)

Features

- Pb-Free (RoHS Compliant)
- Negative Signal Swing (Max 6.5V Below V+)
- ON-Resistance (r_{ON})

	$- V + = +4.5V 0.52\Omega$ $- V + = +4.3V 0.65\Omega$ $- V + = +2.7V 0.9\Omega$
	- V+ = +1.8V 1.8Ω
•	r_{ON} Matching Between Channels $\ldots \ldots \ldots 10m\Omega$
•	r_{ON} Flatness Across Signal Range $\ldots \ldots \ldots \ldots 0.33\Omega$
•	Low THD+N at 32 Ω Load 0.02%
•	Single Supply Operation
•	Low Power Consumption at 3V (P_D) 24nW
•	Fast Switching Action (V+ = +4.3V)
	- t _{ON}
•	ESD HBM Rating

- Guaranteed Break-before-Make
- 1.8V Logic Compatible (+3V supply)
- Low I+ Current when V_{INH} is not at the V+ Rail
- Available in 10 Ld $\mu TQFN$ 1.8x1.4mm and 10 Ld 3x3mm TDFN

Applications

- · Audio and Video Switching
- Battery powered, Handheld, and Portable Equipment
 - MP3 and Multimedia Players
 - Cellular/mobile Phones
 - Pagers
 - Laptops, Notebooks, Palmtops
- Portable Test and Measurement
- Medical Equipment


Related Literature

For a full list of related documents, visit our website:


• ISL54060, ISL54061 device pages



Pinouts (Note 1)








NOTE:


1. Switches Shown for INx = Logic "0".

Truth Table

INx	ISL54060 NOx to COMx	ISL54061 NCx to COMx
0	OFF	ON
1	ON	OFF

NOTE: Logic "0" \leq 0.5V. Logic "1" \geq 1.4V with a 3V supply.





Pin Descriptions

PIN	FUNCTION
V+	IC Power Supply (+1.8V to +6.5V). Decouple V+ to ground by placing a 0.1μ F capacitor at the V+ and GND supply lines as near as the IC as possible.
GND	Ground Connection
INx	Digital Control Input
COM	Analog Switch Common Pin
NOx	Analog Switch Normally Open Pin
NCx	Analog Switch Normally Closed Pin
NC	No Connect



Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	TAPE AND REEL (Units) (Note 2)	PACKAGE (RoHS Complaint)	PKG. DWG. #
ISL54060IRTZ (Note 3) (Not recommended for new design, recommended replacement: ISL54065IRUZ-T)	4060	-40 to +85	-	10 Ld 3x3 TDFN	L10.3x3A
ISL54060IRTZ-T (Note 3) (Not recommended for new design, recommended replacement: ISL54065IRUZ-T)	4060	-40 to +85	6k	10 Ld 3x3 TDFN	L10.3x3A
ISL54060IRUZ-T (Note 4) (Not recommended for new design, recommended replacement: ISL54065IRUZ-T)	Y	-40 to +85	3k	10 Ld Thin µTQFN	L10.1.8x1.4A
ISL54061IRTZ (Note 3)	4061	-40 to +85	-	10 Ld 3x3 TDFN	L10.3x3A
ISL54061IRTZ-T (Note 3)	4061	-40 to +85	6k	10 Ld 3x3 TDFN	L10.3x3A
ISL54061IRUZ-T (Note 4)	W	-40 to +85	3k	10 Ld Thin µTQFN	L10.1.8x1.4A

NOTES:

2. Please see TB347 for details about reel specifications.

3. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.



Absolute Maximum Ratings

V+ to GND
Input Voltages NOx, NCx (Note 5) (V+ - 7V) to ((V+) + 0.5V)
INx (Note 5)
Output Voltages
COMx (Note 5) (V+ - 7V) to ((V+) + 0.5V)
Continuous Current NOx, NCx, or COMx
Peak Current NOx, NCx, or COMx
(Pulsed 1ms, 10% Duty Cycle, Max) ±500mA
ESD Rating:
Human Body Model
Machine Model>400V
Charged Device Model

Thermal Information

Thermal Resistance (Typical)	θ_{JA}	(°C/M	/) θ	_{JC} (°C/W)
10 Ld 3x3 TDFN Package (Notes 6 and	8)	52		18
10 Ld µTQFN Package (Note 7)		154		N/A
Maximum Junction Temperature (Plastic P	acka	age)		. +150°C
Maximum Storage Temperature Range			65°C	to +150°C
Pb-Free Reflow Profile			8	see TB493

Operating Conditions

Temperature Range	-40°C to +85°C
Power Supply Range	+1.8V to +6.5V

AUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 5. Signals on NC, NO, IN, or COM exceeding V+ or GND by the specified amount are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 6. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with direct attach features. See TB379.
- 7. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See TB379 for details.
- 8. For θ_{JC} , the case temperature location is the center of the exposed metal pad on the package underside.

Electrical Specifications - 5V Supply Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 9), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNIT
ANALOG SWITCH CHARACTERIS	TICS		I		1	
ON-Resistance, r _{ON}	V + = 4.5V, I_{COM} = 100mA, V_{NO} or V_{NC} = (V+ -6.5)	25	-	0.52	-	Ω
	to V+, (See Figure 4)	Full	-	0.68	-	Ω
r _{ON} Matching Between Channels,	V+ = 4.5V, I_{COM} = 100mA, V_{NO} or V_{NC} = Voltage	25	-	10	-	mΩ
ΔR _{ON}	at max r _{ON,} (Note 13)	Full	-	13.1	-	mΩ
r _{ON} Flatness, R _{FLAT(ON)}	V+ = 4.5V, I_{COM} = 100mA, V_{NO} or V_{NC} = (V+ -6.5)	25	-	0.11	-	Ω
	to V+, (Note 12)	Full	-	0.14	-	Ω
NO or NC OFF Leakage Current,	V+ = 5V, V _{COM} = -1.5V, 5V, V _{NO} or V _{NC} = 5V, -1.5V	25	-	-8.13	-	nA
INO(OFF) or INC(OFF)		Full	-	-0.4	-	μA
COM ON Leakage Current,	V+ = 5V, V _{COM} = -1.5V, 5V, V _{NO} or V _{NC} = Float	25	-	-4.42	-	nA
ICOM(ON)		Full	-	-0.33	-	μA
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V+ = 4.5V, V _{NO} or V _{NC} = 3.0V, R _L = 50 Ω , C _L = 35pF (see Figure 1)	25	-	35	-	ns
		Full	-	30	-	ns
Turn-OFF Time, t _{OFF}	V+ = 4.5V, V _{NO} or V _{NC} = 3.0V, R _L = 50 Ω ,	25	-	10	-	ns
	C _L = 35pF (see Figure 1)	Full	-	15	-	ns
Charge Injection, Q	V_G = 0V, R_G = 0 Ω , C_L = 1.0nF (see Figure 2)	25	-	170	-	рС
OFF-Isolation	$R_L = 50\Omega$, $C_L = 5pF$, f = 100kHz, $V_{COM} = 1V_{RMS}$ (see Figure 3)	25	-	60	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, f = 1MHz, $V_{COM} = 1V_{RMS}$ (see Figure 5)	25	-	-75	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, V_{COM} = 0.5 V_{P-P} , R_L = 32 Ω	25	-	0.02	-	%
-3dB Bandwidth	$V_{COM} = 1V_{RMS}, R_L = 50\Omega, C_L = 5pF$	25	-	60	-	MHz
NO x or NCx OFF Capacitance, C _{OFF}	f = 1MHz (see Figure 6)	25	-	36	-	pF
COMx ON Capacitance, C _{COM(ON)}	f = 1MHz (See Figure 6)	25	-	88	-	pF



Electrical Specifications - 5V Supply Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 9), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNIT
POWER SUPPLY CHARACTERIST	ICS					
Positive Supply Current, I+	V+ = 5.5V, V _{IN} = 0V or V+	25	-	0.008	0.1	μA
		Full	-	1.41	-	μA
DIGITAL INPUT CHARACTERISTIC	S					
Input Voltage Low, V _{INL}		Full	-	-	0.8	V
Input Voltage High, V _{INH}		Full	2.4	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 5.5V, V _{IN} = 0V or V+	25	-0.1	-	0.1	μA
		Full	-	0.3	-	μA

Electrical Specifications - 4.3V Supply Test Conditions: V+ = +3.9V to +4.5V, GND = 0V, V_{INH} = 1.6V, V_{INL} = 0.5V (Note 9), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNIT
ANALOG SWITCH CHARACTERIS	TICS					
ON-Resistance, r _{ON}	V+ = 4.3V, I _{COM} = 100mA,	25	-	0.65	-	Ω
	V_{NO} or V_{NC} = (V+ -6.5V) to V+ (see Figure 4)	Full	-	0.72	-	Ω
r _{ON} Matching Between Channels,	V+ = 4.3V, I_{COM} = 100mA, V_{NO} or V_{NC} = Voltage	25	-	10	-	mΩ
Δr _{ON}	at max r _{ON,} (Note 13)	Full	-	15	-	mΩ
r _{ON} Flatness, R _{FLAT(ON)}	$V + = 4.3V, I_{COM} = 100mA,$	25	-	0.1	-	Ω
	$V_{NO} \text{ or } V_{NC} = (V + -6.5V) \text{ to } V +, \text{ (Note 12)}$	Full	-	0.14	-	Ω
NO or NC OFF Leakage Current,	$V_{+} = 4.3V, V_{COM} = -1.2V, 4.3V, V_{NO} \text{ or } V_{NC} = 4.3V,$	25	-0.1	-	0.1	μΑ
INO(OFF) or INC(OFF)	-1.2V	Full	-1	-0.33	1	μΑ
COM ON Leakage Current,	$V_{+} = 4.3V, V_{COM} = -1.2V, 4.3V, V_{NO}$ or	25	-0.1	-	0.1	μΑ
ICOM(ON)	V _{NC} = Float	Full	-1	-0.33	1	μΑ
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	$V_{+} = 3.9V, V_{NO} \text{ or } V_{NC} = 3.0V, R_{L} = 50\Omega,$	25	-	43	-	ns
	C _L = 35pF (see Figure 1)	Full	-	50	-	ns
Turn-OFF Time, t _{OFF}	$V_{+} = 3.9V, V_{NO} \text{ or } V_{NC} = 3.0V, R_{L} = 50\Omega,$	25	-	23.1	-	ns
	C _L = 35pF (see Figure 1)	Full	-	23.2	-	ns
Charge Injection, Q	C_L = 1.0nF, V_G = 0V, R_G = 0 Ω (see Figure 2)	25	-	200	-	pC
OFF-Isolation	R_L = 50 Ω , C_L = 5pF, f = 100kHz, V_{COM} = 1 V_{RMS} (see Figure 3)	25	-	60	-	dB
Crosstalk (Channel-to-Channel)	R_L = 50 Ω , C_L = 5pF, f = 1MHz, V_{COM} = 1 V_{RMS} (see Figure 5)	25	-	-75	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, V_{COM} = 2 V_{P-P} , R_L = 32 Ω	25	-	0.04	-	%
NOx or NCx OFF Capacitance, C _{OFF}	f = 1MHz (see Figure 6)	25	-	36	-	pF
COMx ON Capacitance, C _{COM(ON)}	f = 1MHz (see Figure 6)	25	-	88	-	pF
POWER SUPPLY CHARACTERIST	ICS	·		·		
Positive Supply Current, I+	V+ = +4.5V, V _{IN} = 0V or V+	25	-	0.003	0.1	μA
		Full	-	0.9	-	μA
Positive Supply Current, I+	V+ = +4.2V, V _{IN} = 2.85V	25	-	0.78	12	μA



Electrical Specifications - 4.3V Supply Test Conditions: V+ = +3.9V to +4.5V, GND = 0V, V_{INH} = 1.6V, V_{INL} = 0.5V (Note 9), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	ТҮР	MAX (Notes 10, 11)	UNIT
DIGITAL INPUT CHARACTERISTICS						
Input Voltage Low, V _{INL}		Full	-	-	0.5	V
Input Voltage High, V _{INH}		Full	1.6	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 4.5V, V _{IN} = 0V or V+	25	-0.5	-	0.5	μA
		Full	-	0.2	-	μA

Electrical Specifications - 3V Supply Test Conditions: V+ = +2.7V to +3.3V, GND = 0V, V_{INH} = 1.4V, V_{INL} = 0.5V (Note 9), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	түр	MAX (Notes 10, 11)	UNIT
ANALOG SWITCH CHARACTERIS	TICS					
ON-Resistance, r _{ON}	V+ = 2.7V, I _{COM} = 100mA, V _{NO} or V _{NC} = (V+ -6.5V) to V+ (see Figure 4)	25	-	0.9	-	Ω
		Full	-	0.96	-	Ω
r_{ON} Matching Between Channels, Δr_{ON}	V+ = 2.7V, I _{COM} = 100mA, V _{NO} or V _{NC} = Voltage at max r _{ON} , (Note 13)	25	-	10	-	mΩ
		Full	-	17	-	mΩ
r _{ON} Flatness, R _{FLAT(ON)}	V+ = 2.7V, I_{COM} = 100mA, V _{NO} or V _{NC} = (V+ - 6.5V) to V+, (Notes 12, 14)	25	-	0.33	0.5	Ω
		Full	-	0.35	0.55	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V+ = 2.7V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (see Figure 1)	25	-	50	-	ns
		Full	-	60	-	ns
Turn-OFF Time, t _{OFF}	V+ = 2.7V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (see Figure 1)	25	-	27	-	ns
		Full	-	35	-	ns
Charge Injection, Q	C_L = 1.0nF, V_G = 0V, R_G = 0 Ω (see Figure 2)	25	-	94	-	рС
OFF-Isolation	$R_L = 50\Omega$, $C_L = 5pF$, f = 100kHz, $V_{COM} = 1V_{RMS}$ (see Figure 3)	25	-	68	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, f = 100kHz, $V_{COM} = 1V_{RMS}$, (see Figure 5)	25	-	-95	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, V_{COM} = 0.5 V_{P-P} , R_L = 32 Ω	25	-	0.04	-	%
NOx or NCx OFF Capacitance, C _{OFF}	f = 1MHz (see Figure 6)	25	-	36	-	pF
COMx ON Capacitance, C _{COM(ON)}	f = 1MHz (see Figure 6)	25	-	88	-	pF
DIGITAL INPUT CHARACTERISTIC	S					
Input Voltage Low, V _{INL}		25	-	-	0.5	V
Input Voltage High, V _{INH}		25	1.4	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 3.3V, V _{IN} = 0V or V+	25	-0.5	-	0.5	μA
		Full	-	0.2	-	μA

Electrical Specifications - 1.8V Supply Test Conditions: V+ = +1.8V, GND = 0V, V_{INH} = 1.0V, V_{INL} = 0.4V (Note 9), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 10, 11)	түр	MAX (Notes 10, 11)	UNITS
ANALOG SWITCH CHARACTERIS	TICS				•	
ON-Resistance, r _{ON}	V+ = 1.8V, I_{COM} = 100mA, V _{NO} or V _{NC} = (V+ -6.5V) to V+ (see Figure 4)	25	-	1.87	-	Ω
		Full	-	1.97	-	Ω
r_{ON} Matching Between Channels, Δr_{ON}	V+ = 1.8V, I _{COM} = 100mA, V _{NO} or V _{NC} = Voltage at max r_{ON} , (Note 13)	25	-	16	-	mΩ
		Full	-	30	-	mΩ
r _{ON} Flatness, R _{FLAT(ON)}	V+ = 1.8V, I_{COM} = 100mA, V_{NO} or V _{NC} = (V+ -6.5V) to V+, (Note 12)	25	-	1.34	-	Ω
		Full	-	1.43	-	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V+ = 1.8V, V _{NO} or V _{NC} = 1.8V, R _L = 50 Ω , C _L = 35pF (see Figure 1)	25	-	145	-	ns
		Full	-	150	-	ns
Turn-OFF Time, t _{OFF}	V+ = 1.8V, V _{NO} or V _{NC} = 1.8V, R _L = 50 Ω , C _L = 35pF (see Figure 1)	25	-	20	-	ns
		Full	-	22	-	ns
Charge Injection, Q	C_L = 1.0nF, V_G = 0V, R_G = 0 Ω (see Figure 2)	25	-	40	-	рС
NOx or NCx OFF Capacitance, C _{OFF}	f = 1MHz (see Figure 6)	25	-	36	-	pF
COMx ON Capacitance, C _{COM(ON)}	f = 1MHz (see Figure 6)	25	-	88	-	pF
DIGITAL INPUT CHARACTERISTIC	S					
Input Voltage Low, V _{INL}		25	-	-	0.4	V
Input Voltage High, V _{INH}		25	1.0	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 2.0V, V _{IN} = 0V or V+	25	-0.5	-	0.5	μA
Input Current, I _{INH} , I _{INL}	V+ = 2.0V, V _{IN} = 0V or V+	Full	-	0.19	-	μA

NOTES:

9. V_{IN} = input voltage to perform proper function.

10. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


11. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

12. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range.


13. r_{ON} matching between channels is calculated by subtracting the channel with the highest max r_{ON} value from the channel with lowest max r_{ON} value, between NC1 and NC2 or between NO1 and NO2.

14. Limits established by characterization and are not production tested.

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.




Repeat test for all switches. CL includes fixture and stray capacitance.


$$V_{OUT} = V_{(NO \text{ or } NC)} \frac{R_L}{R_L + r_{ON}}$$

FIGURE 1B. TEST CIRCUIT



FIGURE 1. SWITCHING TIMES





 $Q = \Delta V_{OUT} \times C_L$

FIGURE 2A. MEASUREMENT POINTS

Repeat test for all switches.

 $r_{ON} = V_1/100 mA$


V_{NX}

FIGURE 2B. TEST CIRCUIT

NO OR NC

сом

GND



Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

FIGURE 3. OFF-ISOLATION TEST CIRCUIT

Repeat test for all switches.

100mA ¥

V.






0V OR V+

IN

Test Circuits and Waveforms (Continued)



Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

FIGURE 5. CROSSTALK TEST CIRCUIT

Detailed Description

The ISL54060 and ISL54061 are bidirectional, dual single pole-single throw (SPST) analog switches that offers precise switching from a single 1.8V to 6.5V supply with low ON-resistance (0.83 Ω) and high speed operation (t_{ON} = 55ns, t_{OFF} = 18ns). The device is especially well suited for portable battery powered equipment due to its low operating supply voltage (1.8V), low power consumption (8nA), and a tiny 1.8x1.4mm μ TQFN package or a 3x3mm TDFN package. The low ON-resistance and r_{ON} flatness provide very low insertion loss and signal distortion for applications that require signal switching with minimal interference by the switch.

The ISL54060 is a normally open (NO) SPST analog switch. The ISL54061 is a normally closed (NC) SPST analog switch.

Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. The ISL54060 and ISL54061 contains ESD protection diodes on each pin of the IC (see Figure 7). These diodes connect to either a +Ring or -Ring for ESD protection. To prevent forward biasing the ESD diodes to the +Ring, V+ must be applied before any input signals, and the input signal voltages must remain between recommended operating range.

If these conditions cannot be guaranteed, then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provided additional protection to limit the current in the event that the voltage at a logic pin or switch terminal goes above the V+ rail.

Logic inputs can be protected by adding a $1k\Omega$ resistor in series with the logic input (see Figure 7). The resistor limits the




FIGURE 6. CAPACITANCE TEST CIRCUIT

input current below the threshold that produces permanent damage.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low r_{ON} switch. Connecting external Schottky diodes to the signal pins will shunt the fault current to the V+ supply instead of through the internal ESD diodes thereby protecting the switch. These Schottky diodes must be sized to handle the expected fault current.




FIGURE 7. OVERVOLTAGE PROTECTION



Power-Supply Considerations

The ISL54060 and ISL54061 construction is typical of most single supply CMOS analog switches, in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 5.5V maximum supply voltage, the ISL54060 and ISL54061 have a 6.5V maximum supply voltage providing plenty of head room for the 10% tolerance of 5V supplies due to overshoot and noise spikes.

The minimum recommended supply voltage is 1.8V. It is important to note that the input signal range, switching times, and ON-resistance degrade at lower supply voltages. Refer to the "Electrical Specifications" tables, beginning on page 4, and "Typical Performance Curves", beginning on page 11, for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to V+ and GND signals levels to drive the analog switch gate terminals. A high frequency decoupling capacitor placed as close to the V+ and GND pin as possible is recommended for proper operation of the switch. A value of 0.1μ F is highly recommended.

Negative Signal Swing Capability

The ISL54060 and ISL54061 contains circuitry that allows the analog switch signal to swing below ground. The device has an analog signal range of 6.5V below V+ up to the V+ rail (see Figure 13) while maintaining low r_{ON} performance. For example, if V+ = 5V, then the analog input signal range is from -1.5V to +5V. If V+ = 2.7V then the range is from -3.8V to +2.7V.

Logic-Level Thresholds

This switch family is 1.8V CMOS compatible (0.45V V_{OLMAX} and 1.35V V_{OHMIN}) over a supply range of 1.8V to 3.3V (see Figure 15). At 3.3V the V_{IL} level is 0.5V maximum. This is still below the 1.8V CMOS guaranteed low output maximum level of 0.45V, but noise margin is reduced. At 3.3V the V_{IH} level is 1.4V minimum. While this is above the 1.8V CMOS guaranteed high output minimum of 1.35V under most operating conditions the switch will recognize this as a valid logic high.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation. The ISL54060, ISL54061 has been designed to minimize the supply current whenever the digital input voltage is not driven to the supply rails (0V to V+). For example driving the device with 2.85V logic high while operating with a 4.2V supply the device draws only 1 μ A of current.

High-Frequency Performance

In 50 Ω systems, the ISL54060, ISL54061 has an ON switch -3dB bandwidth of 60MHz (see Figure 18). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor across the open terminals and AC couples higher frequencies, resulting in signal feedthrough from a switch's input to its output. Off-Isolation is the resistance to this feed-through. Crosstalk indicates the amount of feed-through from one switch channel to another switch channel. Figure 19 details the high Off-Isolation and Crosstalk rejection provided by this part. At 100kHz, Off-Isolation is about 60dB in 50 Ω systems, decreasing approximately 20dB per decade as frequency increases. At 1MHz, Crosstalk is about -75dB in 50 Ω systems, decreasing approximately 20dB per decade as frequency increases.


Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin, V+ and GND. One of these diodes conducts if any analog signal exceeds the recommended analog signal range.

Virtually all the analog switch leakage current comes from the ESD diodes and reversed biased junctions in the switch cell. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased to either the +Ring or -Ring and the analog input signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the +Ring or -Ring and the reverse biased junctions at the internal switch cell constitutes the analog-signal-path leakage current.



Typical Performance Curves T_A = +25°C, Unless Otherwise Specified









FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE






FIGURE 9. ON-RESISTANCE vs SWITCH VOLTAGE





FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE





Typical Performance Curves T_A = +25°C, Unless Otherwise Specified (Continued)





FIGURE 14. CHARGE INJECTION vs SWITCH VOLTAGE



0 V+ = 1.8V TO 5.5V -1 NORMALIZED GAIN (dB) -2 -3 -4 -5 **= 50**Ω VIN = 1VRMS @ 0VDC OFFSE <u>iium</u> 100k 1k 10k 10M 100M 1G 1M **FREQUENCY** (Hz) FIGURE 18. FREQUENCY RESPONSE





FIGURE 15. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE



1.8V TO 5.5V -10 1.1 **R_L = 50**Ω -20 V_{IN} = 1V_{RMS} @ 0VDC OFFSET -30 -40 CROSSTALK (dB) -50 ISOLATION OFF -60 CROSSTALK -70 -80 -90 -100 -110 1k 100k 100M 1M 10M 10k FREQUENCY (Hz) FIGURE 19. CROSSTALK AND OFF-ISOLATION

FIGURE 17. TURN - OFF TIME vs SUPPLY VOLTAGE



Typical Performance Curves T_A = +25°C, Unless Otherwise Specified (Continued)




FIGURE 20. TOTAL HARMONIC DISTORTION vs FREQUENCY

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND (DFN Paddle Connection: Tie to GND or Float)

TRANSISTOR COUNT:

432

PROCESS:

Submicron CMOS

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE	
Feb 20, 2020	2.01	Updated Ordering information table by adding not recommended statement. Added revision history. Updated POD L10.3x3A to the latest revision changes were as follows: - Added Typical Recommended Land Pattern -Converted to new format by moving dimensions from table onto drawing (no dimension changes) - Tiebar Note 5 updated -Removed Note 7 - Added detail X indicator. Updated POD L10.1.8x1.4A to the latest revision changes were as follows: - Conversion to New Format - 2010-03-30: Pkg thkness in side view changed from "Max 0.50" to "Max 0.55." Lead thkness in detail X changed from "0.2 REF" to "0.127 REF." - 2010-03-29: Removed "N" (number of leads) in drawing and replaced with actual number of leads. Deleted previous notes 2, 3,7, 8, 10. Changes Detail X drawing to new standard and removed tie bars in drawing. This is COL package with no tie bars used. Placed reference triangles on notes 4 & 6. Corrected .015 typo to 0.15 in note 4. -2010-03-22: Removed mention of "b" from Note 5 since it does not exist in the drawing. -Bottom view- added chamfer dimension C0.10. -Land pattern – removed the chamfer lead footprint, added footprint tip to tip dimension (2.20 & 1.80). Updated disclaimer.	




Package Outline Drawings


For the most recent package outline drawing, see L10.3x3A

L10.3x3A


10 Lead Thin Dual Flat No-Lead Plastic Package Rev 7, 1/17









TYPICAL RECOMMENDED LAND PATTERN



BOTTOM VIEW








- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ±0.05 Angular ±2.50°.
- 4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.


NOTES:

L10.1.8x1.4A


10 Lead Ultra Thin Quad Flat No-Lead Plastic Package Rev 6, 8/13

For the most recent package outline drawing, see L10.1.8x1.4A.






BOTTOM VIEW



SEE DETAIL "X" MAX. 0.55 SIDE VIEW



NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05

4. Lead width dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

- 5. JEDEC reference MO-255.
- ✓6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/