PW PACKAGE (TOP VIEW)

AGND

BOUT

Vcc

SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004

24

CLK

23 🛛 AV_{CC}

22 🛛 V_{CC}

21 1Y9

20 1Y8

19 🛛 GND

18 🛛 GND

16 11Y6

15 🛛 1Y5

14 🛛 V_{CC}

13 🛛 FBIN

10

11

12

17 **1**1Y7

- Use CDCVF2510A as a Replacement for this Device
- Designed to Meet PC SDRAM Registered DIMM Specification
- Spread Spectrum Clock Compatible
- Operating Frequency 25 MHz to 125 MHz
- tPhase Error Minus Jitter at 66 MHz to 100 MHz Is ±150 ps
- Jitter (pk pk) at 66 MHz to 100 MHz is ±80ps
- Jitter (cyc cyc) at 66 MHz to 100 MHz is |100 ps|
- Available in Plastic 24-Pin TSSOP
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Ten Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3-V

description

The CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2510B operates at 3.3-V V_{CC}. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of ten outputs provides ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2510B does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2510B requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004

description (continued)

The CDC2510B is characterized for operation from 0°C to 70°C.

For application information, see the *High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516* (literature number SLMA003) and *Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC)* (literature number SCAA039) application reports.



AVAILABLE OPTIONS



SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004

	PACKAGE
TA	SMALL OUTLINE (PW)
0°C to 70°C	CDC2510BPWR

Terminal Functions

TE	RMINAL		02					
NAME NO.		TYPE	DESCRIPTION					
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC2510B clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.					
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.					
G	11	I	Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same frequency as CLK.					
FBOUT	12	ο	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.					
1Y (0:9)	3, 4, 5, 8, 9 15, 16, 17, 20, 21	0	Clock outputs. These outputs provide low skew copies of CLK. Output bank $1Y(0:9)$ is enabled via the G input. These outputs can be disabled to a logic-low state by deasserting the G control input. Each output has an integrated $25 \cdot \Omega$ series-damping resistor.					
AVCC	23	Power	Analog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.					
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.					
VCC	2, 10, 14, 22	Power	Power supply					
GND	6, 7, 18, 19	Ground	Ground					

VOT RECO USE CDCO



SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, AV _{CC} (see Note 1) AV _{CC}	
Supply voltage range, V _{CC} , AV _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 2)	-0.5 V to 6.5 V
Voltage range applied to any output in the high	
or low state, V _O (see Notes 2 and 3)–0.5 V t	to V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	
Storage temperature range, T _{stg} –	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. AV_{CC} must not exceed V_{CC}.

- 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. This value is limited to 4.6 V maximum.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

recommended operating conditions (see Note 5)

		MIN	MAX	UNIT
Supply voltage, V _{CC} , AV _{CC}	6	3	3.6	V
High-level input voltage, VIH		2		V
Low-level input voltage, VIL	<u>N 0</u>		0.8	V
Input voltage, V _I		0	VCC	V
High-level output current, IOH			-12	mA
Low-level output current, IOL	SIL		12	mA
Operating free-air temperature, TA	61	0	70	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

STRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	AV _{CC} , V _{CC}	MIN	TYP‡	MAX	UNIT
VIK	lj = –18 mA		3 V			-1.2	V
	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2			
VOH	$I_{OH} = -12 \text{ mA}$		3.√	2.1			V
	$I_{OH} = -6 \text{ mA}$		3V	2.4			
	I _{OL} = 100 μA		MIN to MAX			0.2	
VOL	I _{OL} = 12 mA		3 V			0.8	V
	$I_{OL} = 6 \text{ mA}$		3√	7		0.55	
lj	$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
ICC§	$V_I = V_{CC}$ or GND,	$I_{O} = 0$, Outputs: low or high	3.6 V			10	μΑ
ΔICC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3.3 V to 3.6 V			500	μΑ
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		4		pF
Co	$V_{O} = V_{CC}$ or GND	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	3.3 V		6		pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. § For I_{CC} of AV_{CC} and I_{CC} vs Frequency (see Figures 7 and 8).

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		0.0	MIN	MAX	UNIT
fclk	Clock frequency		25	125	MHz
	Input clock duty cycle		40%	60%	
	Stabilization time [†]	だす		1	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present a CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (see Note 6 and Figures 1 and 2)[‡]

PARAMETER	FROM (INPUT)/CONDITION	ТО		AV _{CC} = 0.165 V		V _{CC} , AV _{CC} = 3.3 V \pm 0.3 V			UNIT
	(INPUT)/CONDITION	OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	
tphase error, – jitter (see Notes 7 and 8, Figures 3, 4, and 5)	$CLKIN^{\uparrow} = 66 \text{ MHz to } 100 \text{ MHz}$	FBIN↑	-150		150	-200		200	ps
t _{sk(o)} §	Any Y or FBOUT	Any Y or FBOUT						200	ps
Jitter _(pk-pk) (see Figure 6)	20	Any Y or FBOUT				-80		80	
Jitter(cycle-cycle) (See Figure 6)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT						100	ps
Duty cycle reference (see Figure 4)	F(clkin > 60 MHz)	Any Y or FBOUT				45%		55%	
t _r		Any Y or FBOUT		1.3	1.9	0.8		2.1	ns
t _f		Any Y or FBOUT		1.7	2.5	1.2		2.7	ns

[‡] These parameters are not production tested.


§ The t_{sk(0)} specification is only valid for equal loading of all outputs.


NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

- 7. This is considered as static phase error.
- 8. Phase error does not include jitter. The total phase error is -230 ps to 230 ps for the 5% V_{CC} range.




SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004







SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004




TYPICAL CHARACTERISTICS


NOTES: A. CLY = Lumped capacitive load at Y B. CLF = Lumped feedback capacitance at FBIN



SCAS612 B- SEPTEMBER 1998 - REVISED DECEMBER 2004



TYPICAL CHARACTERISTICS







2-Oct-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDC2510BPWR	NRND	TSSOP	PW	24		TBD	Call TI	Call TI		CK2510B	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated