CY74FCT2571	
QUAD 2-INPUT MULTIPLEXEF	l
WITH 3-STATE OUTPUTS	5
CCS019D - MAY 1994 - REVISED NOVEMBER 2001	

SCCS019D - MAY 1994 - REVISED NOVEMBER 200

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Version of **Equivalent FCT Functions**
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- Ioff Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and **Output Logic Levels**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- 64-mA Output Sink Current 32-mA Output Source Current
- 3-State Outputs

description

The CY74FCT257T has four identical two-input multiplexers that select four bits of data from two sources under the control of a common data-select (S) input. The I₀ inputs are selected when S is low, and the I₁ inputs are selected when S is high. Data at the output is noninverted.

The CY74FCT257T is a logic implementation of a four-pole, two-position switch, where the position of the switch is determined by the logic levels at S. Outputs are in the high-impedance state when the output-enable (\overline{OE}) input is high.

All but one device must be in the high-impedance state to avoid currents exceeding the maximum ratings if outputs are tied together. OE inputs must ensure that there is no overlap when outputs of 3-state devices are tied together.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NAME	DESCRIPTION				
I Data inputs					
S	Common data-select input				
ŌĒ	Output-enable input (active low)				
Y	Data outputs				

PIN DESCRIPTION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

Q OR SO PACKAGE (TOP VIEW)										
$\begin{array}{c} S\\ I_{0a}\\ I_{1a}\\ Y_a\\ I_{0b}\\ I_{1b}\\ Y_b\\ GND \end{array}$	[1	16	V _{CC}							
	[2	15	OE							
	[3	14	I _{0c}							
	[4	13	I _{1c}							
	[5	12	Y _c							
	[6	11	I _{0d}							
	[7	10	I _{1d}							
	[8	9	Y _d							

SCCS019D - MAY 1994 - REVISED NOVEMBER 2001

T _A	PAC	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
	QSOP – Q	Tape and reel	4.3	CY74FCT257CTQCT	FT257-3						
	to 85°C SOIC – SO	Tube	4.3	CY74FCT257CTSOC							
–40°C to 85°C		Tape and reel	4.3	CY74FCT257CTSOCT	FCT257C						
	QSOP – Q	Tape and reel	5	CY74FCT257ATQCT	FT257-1						
	QSOP – Q	Tape and reel	6	CY74FCT257TQCT	FT257						

ORDERING INFORMATION


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INP	UTS		OUTPUT
ŌĒ	S	I ₀	l ₁	Y
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	н	н
L	L	L	х	L
L	L	Н	Х	Н

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state

logic diagram





SCCS019D - MAY 1994 - REVISED NOVEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V	/ to 7 V
DC input voltage range	–0.5 V	/ to 7 V
DC output voltage range	–0.5 V	/ to 7 V
DC output current (maximum sink current/pin)	1	20 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package	9	90°C/W
SO package	5	57°C/W
Ambient temperature range with power applied, T _A	. −65°C to	135°C
Storage temperature range, T _{stg}	. −65°C to	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
I _{OH}	High-level output current			-32	mA
I _{OL}	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS019D - MAY 1994 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	3	MIN	TYP [†]	MAX	UNIT	
V _{IK}	V _{CC} = 4.75,	I _{IN} = -18 mA	$I_{IN} = -18 \text{ mA}$					
V _{OH}	V _{CC} = 4.75,	I _{OH} = -32 mA		2			V	
V _{OL}	V _{CC} = 4.75,	I _{OL} = 64 mA			0.3	0.55	V	
V _{hys}	All inputs				0.2		V	
lı	V _{CC} = 5.25 V,	V _{IN} = 5.25 V				5	μA	
I _{IH}	V _{CC} = 5.25 V,	V _{IN} = 2.7 V				±1	μA	
۱ _{IL}	V _{CC} = 5.25 V,	V _{IN} = 0.5 V				±1	μA	
I _{OZH}	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V				10	μA	
I _{OZL}	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V				-10	μA	
I _{OS} ‡	V _{CC} = 5.25 V,	V _{OUT} = 0 V		-60	-120	-225	mA	
I _{off}	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1	μA	
I _{CC}	V _{CC} = 5.25 V,	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 \ V$		0.1	0.2	mA	
ΔI_{CC}	V _{CC} = 5.25 V, V _{IN} =	3.4 V§, $f_1 = 0$, Outputs open	I		0.5	2	mA	
ICCD [¶]		nput switching at 50% duty o .2 V or V _{IN} ≥ V _{CC} – 0.2 V	cycle, Outputs open,		0.06	0.12	mA MH:	
		One input switching at $f_1 = 10 \text{ MHz}$	$V_{IN} \leq 0.2 \text{ V or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V}$		0.7	1.4		
	$V_{CC} = 5.25 V,$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4		
I _C #	Outputs open, $\overline{OE} = GND$	Four bits switching at $f_1 = 2.5$ MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4	mA	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.7	5.4		
Ci		-	-		5	10	pF	
Co					9	12	pF	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

§ Per TTL-driven input (VIN = 3.4 V); all other inputs at V_{CC} or GND

- [¶] This parameter is derived for use in total power-supply calculations.
- [#] I_C = I_{CC} + Δ I_{CC} × D_H × N_T + I_{CCD}(f₀/2 + f₁ × N₁)

Where:

- I_C = Total supply current
- I_{CC} = Power-supply current with CMOS input levels
- ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)
- D_H = Duty cycle for TTL inputs high
- N_T = Number of TTL inputs at D_H
- I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)
- f_0 = Clock frequency for registered devices, otherwise zero
- f_1 = Input signal frequency
- N_1 = Number of inputs changing at f_1
- All currents are in milliamperes and all frequencies are in megahertz.
- || Values for these conditions are examples of the I_{CC} formula.




CY74FCT257T QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS SCCS019D – MAY 1994 – REVISED NOVEMBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T257T	CY74FC	T257AT	CY74FC1	[257CT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	МАХ	MIN	МАХ	UNIT
t _{PLH}		v	1.5	6	1.5	5	1.5	4.3	
t _{PHL}	I	Y	1.5	6	1.5	5	1.5	4.3	ns
t _{PLH}		v	1.5	10.5	1.5	7	1.5	5.2	
t _{PHL}	S	Y	1.5	10.5	1.5	7	1.5	5.2	ns
t _{PZH}		v	1.5	8.5	1.5	7	1.5	6	
t _{PZL}	ŌĒ	Ŷ	1.5	8.5	1.5	7	1.5	6	ns
t _{PHZ}	OE	v	1.5	6	1.5	5.5	1.5	5	
t _{PLZ}	UE	r	1.5	6	1.5	5.5	1.5	5	ns



SCCS019D - MAY 1994 - REVISED NOVEMBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





5-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CY74FCT257ATD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT257AT	Samples
CY74FCT257ATDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT257AT	Samples
CY74FCT257ATQCT	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT257-1	Samples
CY74FCT257CTDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT257CT	Samples
CY74FCT257CTQCT	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT257-3	Samples
CY74FCT257CTSOC	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT257C	Samples
CY74FCT257CTSOCT	OBSOLET	SOIC	DW	16		TBD	Call TI	Call TI	-40 to 85		
CY74FCT257CTSOCTE4	OBSOLETI	SOIC	DW	16		TBD	Call TI	Call TI	-40 to 85		
CY74FCT257CTSOCTG4	OBSOLETI	SOIC	DW	16		TBD	Call TI	Call TI	-40 to 85		
CY74FCT257TQCT	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT257	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

5-Aug-2014

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS


Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT257ATDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CY74FCT257CTDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Aug-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT257ATDR	SOIC	D	16	2500	333.2	345.9	28.6
CY74FCT257CTDR	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AB.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated