- **Function and Pinout Compatible With FCT** and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise **Characteristics**
- Ioff Supports Partial-Power-Down Mode • Operation
- **ESD Protection Exceeds JESD 22** - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- **3-State Outputs**
- **CY54FCT373T** 
  - 32-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT373T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current

#### description

The 'FCT373T devices consist of eight latches with 3-state outputs for bus-organized applications. When the latch-enable (LE) input is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable ( $\overline{\mathsf{OE}}$ ) input is low. When OE is high, the bus output is in the high-impedance state. In this mode, data can be entered into the latches.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

CY54FCT373T D PACKAGE
CY74FCT373T Q OR SO PACKAGE
(TOP VIEW)

OE		$O_{20}$	]∨ <sub>cc</sub>
0 <sub>0</sub>	2	19	07
$D_0$		18	] D <sub>7</sub>
D <sub>1</sub>	4	17	] D <sub>6</sub>
0 <sub>1</sub>	<b>[</b> 5	16	] O <sub>6</sub>
0 <sub>2</sub>	6	15	] O <sub>5</sub>
$D_2$	<b>[</b> 7	14	] D <sub>5</sub>
$D_3$		13	] D <sub>4</sub>
O3	<b>[</b> 9	12	04
GND		11	LE

# CY54FCT373T, CY74FCT373T 8-BIT LATCHES WITH 3-STATE OUTPUTS SCCS021B - MAY 1994 - REVISED OCTOBER 2001

TA	PACI	(AGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING					
	QSOP – Q	Tape and reel	4.7	CY74FCT373CTQCT	FCT373C					
	SOIC – SO	Tube	4.7	CY74FCT373CTSOC	FCT373C					
	5010 - 50	Tape and reel	4.7	CY74FCT373CTSOCT	FU1373U					
–40°C to 85°C	QSOP – Q	Tape and reel	5.2	CY74FCT373ATQCT	FCT373A					
-40 C 10 85 C	SOIC – SO	Tube	5.2	CY74FCT373ATSOC	FCT373					
	3010 - 30	Tape and reel	5.2	CY74FCT373ATSOCT	1013/3					
	SOIC – SO	Tube	8	CY74FCT373TSOC	FCT373					
	3010 - 30	Tape and reel	8	CY74FCT373TSOCT	F01373					
–55°C to 125°C	CDIP – D	Tube	5.6	CY54FCT373ATDMB						

#### **ORDERING INFORMATION**


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

**FUNCTION TABLE** 

	INPUTS		OUTPUT
OE	LE	D	0
L	Н	Н	н
L	н	L	L
L	L	Х	Q <sub>0</sub>
н	Х	Х	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state,  $Q_n$  = Previous state of flip flops ( $Q_{n-1}$ )

### logic diagram (positive logic)



**To Seven Other Channels** 



SCCS021B - MAY 1994 - REVISED OCTOBER 2001

#### absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	$\ldots$ $-0.5$ V to 7 V
DC output voltage range	$\ldots$ $-0.5$ V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T <sub>A</sub>	65°C to 135°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 2)

		CY54FCT373T			CY	'3T	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



SCCS021B - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

BAD AMETER	TEST CONDITIONS		CY	54FCT37	73T	CY	74FCT37	′3T		
PARAMETER	IESI CC	DITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	түр†	MAX	UNIT	
Maria	$V_{CC} = 4.5 \text{ V}, \qquad I_{IN} = -18 \text{ r}$	nA		-0.7	-1.2				v	
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ r}$	nA					-0.7	YPT  MAX    -0.7  -1.2    3.3	v	
	$V_{CC} = 4.5 V$ , $I_{OH} = -12$	mA	2.4	3.3						
VOH	$V_{CC} = 4.75 V$ $I_{OH} = -32$	mA				2			V	
	$I_{OH} = -15$	mA				2.4	3.3			
Ve	$V_{CC} = 4.5 V$ , $I_{OL} = 32 m$	۱A		0.3	0.55				v	
VOL	$V_{CC} = 4.75 \text{ V},  I_{OL} = 64 \text{ m}$	۱A					0.3	0.55	v	
V <sub>hys</sub>	All inputs			0.2			0.2		V	
	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$	<u>,</u>			5				μA	
η η	$V_{CC} = 5.25 \text{ V},  V_{IN} = V_{CC}$	, ,						5		
hu i	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$	V			±1				υA	
ΠΗ	$V_{CC} = 5.25 \text{ V},  V_{IN} = 2.7 \text{ V}$	V						±1	μΛ	
	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$	V			±1					
ΊL	$V_{CC} = 5.25 \text{ V},  V_{IN} = 0.5 \text{ V}$	V						±1	μΛ	
	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 2.	7 V			10					
102H	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 2.	7 V						10	μΛ	
1071	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0.	5 V			-10				ıιΔ	
'OZL	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 0.	5 V						-10	μΛ	
loot	$V_{CC} = 5.5 V, V_{OUT} = 0$	V	-60	-120	-225				mΔ	
105+	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 0	V				-60	-120	-225	Αμ Αμ Αμ Αμ Αμ	
l <sub>off</sub>	V <sub>CC</sub> = 0 V, V <sub>OUT</sub> = 4.	5 V			±1			±1	μA	
	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}$	$V_{\rm IN} \ge V_{\rm CC} - 0.2$	/	0.1	0.2				m۵	
100		$V_{\rm IN} \ge V_{\rm CC} - 0.2$	/				0.1	0.2		
Alco	$V_{CC}$ = 5.5 V, $V_{IN}$ = 3.4 V§, f		Outputs open 0.5 2					m۵		
IIL IOZH IOZL IOS <sup>‡</sup>	$V_{CC} = 5.25 \text{ V}, \text{ V}_{IN} = 3.4 \text{ V}\$,$	f <sub>1</sub> = 0, Outputs open					0.5	2	IIIA	

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at  $V_{CC}$  or GND



SCCS021B - MAY 1994 - REVISED OCTOBER 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITION	<b>6</b>	CY	54FCT3	73T	CY	74FCT37	′3T	
PARAMETER	TEST CONDITIONS				$\begin{array}{c c c c c c c c c c c c c c c c c c c $	UNIT				
ICCD			OE = GND,		0.06	0.12				mA/
"CCD"	One input switch	$V_{CC} = 5.25 \text{ V}, \text{ Outputs open,}$ One input switching at 50% duty cycle, $\overline{\text{OE}} = \text{GND},$ $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$						0.06	0.12	MHz
	V <sub>CC</sub> = 5.5 V,	One bit switching at f <sub>1</sub> = 10 MHz			0.7	1.4				
	$\frac{Outputs open,}{OE} = GND,$ LE = V <sub>CC</sub>	Outputs open, at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
		Eight bits switching at $f_1 = 2.5$ MHz			1.3	2.6				
1#		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6				~ ^
IC.,	Voo - 5 25 V	One bit switching at $f_1 = 10 \text{ MHz}$						0.7	1.4	ma
$IC^{\#} \qquad \begin{array}{ c c c c c } \hline \overline{OE} = GND, \\ LE = VCC & at 50\% \ duty \ cycle & VIN \leq 0.2 \ Vole \\ at f_1 = 2.5 \ MHz \\ at 50\% \ duty \ cycle & VIN \geq VCC - \\ \hline VIN = 3.4 \ Vole \\ VIN \geq VCC - \\ \hline VIN \geq 0.2 \ Vole \ Vole \\ \hline VIN \geq 0.2 \ Vole \\ \hline VIN \geq 0.2 \ Vole \\ \hline VIN \geq 0.2 \ Vole \ Vole \ Vole \ Vole \\ $	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	2.4		
	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$					1.3	2.6			
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.3	10.6 <sup>  </sup>	
Ci					6	10		6	10	pF
Co					8	12		8	12	pF

Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

This parameter is derived for use in total power-supply calculations.

<sup>#</sup> IC = ICC +  $\Delta$ ICC × D<sub>H</sub> × N<sub>T</sub> + ICCD (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

- Where:
- $I_C = \mbox{Total supply current} \\ I_{CC} = \mbox{Power-supply current with CMOS input levels}$
- $\Delta I_{CC}$  = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

 $D_H$  = Duty cycle for TTL inputs high NT = Number of TTL inputs at D<sub>H</sub>

- I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero f<sub>0</sub>

- f1 = Input signal frequency
- = Number of inputs changing at f1  $N_1$

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I<sub>CC</sub> formula.



SCCS021B - MAY 1994 - REVISED OCTOBER 2001

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FC	T373T	CY54FCT	UNIT	
		MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	6		6		ns
t <sub>su</sub>	Setup time, data before LE1	2		2		ns
th	Hold time, data after LE↑	1.5		1.5		ns

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT373T		CY74FCT	373AT	CY74FCT	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	6		5		5		ns
t <sub>su</sub>	Setup time, data before LE↑	2		2		2		ns
th	Hold time, data after LE↑	1.5		1.5		1.5		ns

### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FCT	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	
<sup>t</sup> PLH	D	0	1.5	5.6	ns
<sup>t</sup> PHL	U	0	1.5	5.6	115
<sup>t</sup> PLH	LE	0	2	9.8	ns
<sup>t</sup> PHL		0	2	9.8	115
<sup>t</sup> PZH	OE	0	1.5	7.5	200
<sup>t</sup> PZL	ŬE.	0	1.5	7.5	ns
<sup>t</sup> PHZ	OE	0	1.5	6.5	200
<sup>t</sup> PLZ	ŬE.	0	1.5	6.5	ns

### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T373T	CY74FCT	373AT	CY74FCT	Г373CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	О	1.5	8	1.5	5.2	1.5	4.7	
<sup>t</sup> PHL		0	1.5	8	1.5	5.2	1.5	4.7	ns
<sup>t</sup> PLH	LE	0	2	13	2	8.5	2	5.5	
<sup>t</sup> PHL		0	2	13	2	8.5	2	5.5	ns
<sup>t</sup> PZH	OE	0	1.5	12	1.5	6.5	1.5	5.5	ns
<sup>t</sup> PZL	ÜE	0	1.5	12	1.5	6.5	1.5	5.5	115
<sup>t</sup> PHZ	OE	0	1.5	7.5	1.5	5.5	1.5	5	ns
<sup>t</sup> PLZ	UE	0	1.5	7.5	1.5	5.5	1.5	5	115



07V **S1** O Open **500** Ω From Output From Output Test  $\Lambda \Lambda \Lambda$ TEST O GND **S1** Under Test **Under Test** Point tPLH/tPHL Open C<sub>L</sub> = 50 pF  $C_1 = 50 \text{ pF}$ 2 **500** Ω **500** Ω 7 V (see Note A) tPLZ/tPZL (see Note A) tPHZ/tPZH Open LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE OUTPUTS** 3 V **Timing Input** 1.5 V 0 V tw th 3 V tsu 3 V 1.5 V 1.5 V Input 1.5 V 1.5 V **Data Input** 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 3 V 3 V Output 1.5 V 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V -t<sub>PLZ</sub> <sup>t</sup>PLH <sup>t</sup>PHL tPZL -┢ ۷он Output ≈3.5 V In-Phase 1.5 V 1.5 V Waveform 1 .5 V Output /<sub>OL</sub> + 0.3 V (see Note B) VOL VOL <sup>t</sup>PHL Κ <sup>t</sup>PLH <sup>t</sup>PZH <sup>t</sup>PHZ ۷он Output ۷он **Out-of-Phase** VOH – 0.3 V 1.5 V 1.5 V Waveform 2 5 V Output (see Note B) ≈0 V VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Jun-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9221701MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221701MR A	Samples
5962-9221702MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221702MR A CY54FCT373ATDM B	Samples
5962-9221703M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221703M2A	Samples
CY54FCT373ATDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221702MR A CY54FCT373ATDM B	Samples
CY74FCT373ATQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT373A	Samples
CY74FCT373ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT373A	Samples
CY74FCT373ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT373A	Samples
CY74FCT373ATSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT373A	Samples
CY74FCT373ATSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT373A	Samples
CY74FCT373TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT373	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



#### www.ti.com

10-Jun-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package die adhesive used between the die adhesive

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION


www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT373ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT373ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT373ATQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT373ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated