## LMC6009

## 9 Channel Buffer Amplifier for TFT-LCD

## General Description

The LMC6009 is a CMOS integrated circuit that buffers 9 reference voltages for gamma correction in a Thin Film Transistor Liquid Crystal Display (TFT-LCD). Guaranteed to operate at both 3.3 V and 5 V supplies, this integrated circuit contains nine, independent unity gain buffers that can source 130 mA into a capacitive load without oscillation.
The LMC6009 is useful for buffering gamma voltages into column drivers that employ the resistor-divider architecture. High output current capability and fast settling characteristics of this device improve display quality by minimizing rise time errors at the outputs of the column driver. The integration of nine buffers and a multiplexer eliminates the need for discrete buffers and a separate multiplexer (MUX) chip on the panel.
The LMC6009 is available in 48-pin surface mount TSSOP.

Features

- Number of inputs
- 3.3 V and 5 V operation
- Supply current
3.5 mA
- Settling time
- A/B channel inputs for asymmetrical Gamma
- Number of outputs
- Number of control inputs
- Built-in thermal shutdown protection


## Applications

- VGA/SVGA TFT-LCD drive circuits
- Electronic Notebooks
- Electronic Games
- Personal Communication Devices
- Personal Digital Assistants (PDA)


## Application in VGA/SVGA TFT-LCD



## Ordering Information

| Package | Temperature Range | Transport Media | NSC Drawing |
| :---: | :--- | :--- | :---: |
| 48-pin TSSOP | $-20^{\circ} \mathrm{C}-+75^{\circ} \mathrm{C}$ |  | MTD48 |
|  | LMC6009MT |  |  |
|  | LMC6009MTX | Tape and Reel |  |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| ESD Tolerance | 1.0 kV |
| :--- | ---: |
| Input Voltage | GND $-0.3 \mathrm{~V} \leq \mathrm{V}^{+} \leq$ |
|  | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}_{\mathrm{DC}}$ |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | -0.3 to $+6.5 \mathrm{~V}_{\mathrm{DC}}$ |
| Operating Temperature | $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

$\begin{array}{lr}\text { Maximum Junction Temperature }\left(\mathrm{T}_{\mathrm{J}}\right) & +150^{\circ} \mathrm{C} \\ \text { Maximum Power Dissipation }\left(\mathrm{P}_{\mathrm{D}}\right) & 1.09 \mathrm{~W}\end{array}$

## Operating Ratings (Note 1)

| Supply Voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| :--- | ---: |
| Frequency | $\mathrm{DC}-50 \mathrm{kHz}$ |
| Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ |  |
| Derating $8.70 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |

## 3V DC Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_{J}=25^{\circ} \mathrm{C}$, and $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}_{\mathrm{DC}}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | Supply Voltage |  | 2.7 | 3.0 | 3.3 | V |
| $\mathrm{V}_{\text {OS }}$ | Offset Voltage | $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k}$ |  |  | 20 | mV |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  |  | 1500 | nA |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage, Low | Amp A8 and A9 $\mathrm{I}_{\mathrm{SINK}}=13 \mathrm{~mA}$ |  |  | $\begin{gathered} \text { GND + } \\ 0.2 \end{gathered}$ | V |
|  |  | Amp A1-A7 $I_{\text {SINK }}=13 \mathrm{~mA}$ |  |  | $\begin{gathered} \hline \text { GND + } \\ 0.6 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, High | Amp A1 and A2 <br> $\mathrm{I}_{\text {SOURCE }}=13 \mathrm{~mA}$ | $V_{D D}-0.2$ |  |  | V |
|  |  | Amp A3-A9 <br> $\mathrm{I}_{\text {SOURCE }}=13 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.6$ |  |  | V |
| $\mathrm{I}_{\text {Sc }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}-1.65 \mathrm{~V}$ (Note 1) | 80 | 150 |  | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | No Load |  | 3.5 | 5 | mA |
| $\Delta \mathrm{V}_{\mathrm{L}}$ | Load Regulation | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}}=0.3-3 \mathrm{~V}_{\mathrm{DC}} \\ & \mathrm{I}_{\text {SOURCE }}=13 \mathrm{~mA} \\ & \mathrm{I}_{\text {SINK }}=13 \mathrm{~mA} \end{aligned}$ |  |  | -10 | mV |
|  |  |  |  |  | +10 | mV |
| $\mathrm{V}_{1 \mathrm{H}}$ | A/B Switch Logic Voltage, High | Select A | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | A/B Switch Logic Voltage, Low | Select B |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | A/B Switch Logic Current, High |  |  |  | 1.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | A/B Switch Logic Current, Low |  |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{A}_{V}$ | Voltage Gain |  | 0.985 |  |  | V/V |

Note 1: See Test Circuit (Figure 2 )

## 5V DC Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_{J}=25^{\circ} \mathrm{C}$, and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}_{\mathrm{DC}}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {OS }}$ | Offset Voltage | $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k}$ |  |  | 20 | mV |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  |  | 1500 | nA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage, Low | Amp A8 and A9 $\mathrm{I}_{\mathrm{SINK}}=20 \mathrm{~mA}$ |  |  | $\begin{gathered} \text { GND + } \\ 0.2 \end{gathered}$ | V |
|  |  | $\begin{aligned} & \text { Amp A1-A7 } \\ & \mathrm{I}_{\mathrm{SINK}}=20 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{gathered} \hline \text { GND + } \\ 1.0 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, High | Amp A1 and A2 <br> $\mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
|  |  | $\begin{aligned} & \text { Amp A3-A9 } \\ & \mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | V |
| $\mathrm{I}_{\text {Sc }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {Out }}-1.65 \mathrm{~V}$ (Note 1) | 120 | 200 |  | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | No Load |  | 4.5 | 6 | mA |

## 5V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits are guaranteed for $T_{J}=25^{\circ} \mathrm{C}$, and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}_{\mathrm{DC}}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\mathrm{L}}$ | Load Regulation | $\mathrm{V}_{\text {IN }}=0.5-4.5 \mathrm{~V}_{\mathrm{DC}}$ <br> $\mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}$ <br> $\mathrm{I}_{\text {SINK }}=20 \mathrm{~mA}$ |  | -10 | mV |  |
|  |  | Select A |  |  | +10 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | A/B Switch Logic Voltage, High | 2 |  | V |  |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | A/B Switch Logic Voltage, Low | Select B |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | A/B Switch Logic Current, High |  |  |  | 1.5 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | A/B Switch Logic Current, Low |  |  |  | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{~A}_{\mathrm{V}}$ | Voltage Gain |  | 0.985 |  | $\mathrm{~V} / \mathrm{V}$ |  |

## AC Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_{J}=25^{\circ} \mathrm{C}$, and $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}_{\mathrm{DC}}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{S} 1}$ | Settling Time 1 (Note 2) | $\mathrm{I}_{\mathrm{DC}}=13 \mathrm{~mA}$ (Sink/Source) |  | 3 | 6 | $\mu \mathrm{~s}$ |
| $\mathrm{~T}_{\mathrm{S} 2}$ | Settling Time 2 (Note 2) | $\mathrm{I}_{\mathrm{DC}}=13 \mathrm{~mA}$ (Sink/Source) |  | 3 | 6 | $\mu \mathrm{~s}$ |

Note 2: See test circuits (Figure 3, Figure 4 and Figure 5)


FIGURE 1. Rise and Fall Times at Outputs


FIGURE 4. 13 mA Sink/Source
FIGURE 2.


FIGURE 3. A1: 13 mA Source only
A2-A4: 13 mA Sink/Source


FIGURE 5. A6-A8: 13 mA Sink/Source A9: 13 mA Sink Only

Description of Pins; LMC6009

| Pin 1 | NC | Pin 25 | NC |
| :---: | :---: | :---: | :---: |
| Pin 2 | NC | Pin 26 | NC |
| Pin 3 | NC | Pin 27 | NC |
| Pin 4 | A1 in (A) | Pin 28 | NC |
| Pin 5 | A1 in (B) | Pin 29 | A/B Switch |
| Pin 6 | A2 in (A) | Pin 30 | $\mathrm{V}_{\mathrm{DD}}$ (C) |
| Pin 7 | A2 in (B) | Pin 31 | GND (C) |
| Pin 8 | A3 in (A) | Pin 32 | A9 out |
| Pin 9 | A3 in (B) | Pin 33 | A8 out |
| Pin 10 | A4 in (A) | Pin 34 | A7 out |
| Pin 11 | A4 in (B) | Pin 35 | A6 out |
| Pin 12 | A5 in (A) | Pin 36 | A5 out |
| Pin 13 | A5 in (B) | Pin 37 | GND (B) |
| Pin 14 | A6 in (A) | Pin 38 | $\mathrm{V}_{\mathrm{DD}}$ (B) |
| Pin 15 | A6 in (B) | Pin 39 | A4 out |
| Pin 16 | A7 in (A) | Pin 40 | A3 out |
| Pin 17 | A7 in (B) | Pin 41 | A2 out |
| Pin 18 | A8 in (A) | Pin 42 | A1 out |
| Pin 19 | A8 in (B) | Pin 43 | GND (A) |
| Pin 20 | A9 in (A) | Pin 44 | $\mathrm{V}_{\mathrm{DD}}(\mathrm{A})$ |
| Pin 21 | A9 in (B) | Pin 45 | NC |
| Pin 22 | NC | Pin 46 | NC |
| Pin 23 | NC | Pin 47 | NC |
| Pin 24 | NC | Pin 48 | NC |



FIGURE 6. Block Diagram of LMC6009

## Applications

The LMC6009 is useful for buffering the nine reference voltages for gamma correction in a TFT-LCD as shown in Figure 7. The A/B channel inputs allow the user to alternate two sets of gamma references to compensate for asymmetrical Gamma characteristic during Row Inversion. The LMC6009 eliminates the need for nine external switches or an 18-to-9 multiplexer.

Since the buffers in the LMC6009 draw extremely low bias current ( $1.5 \mu \mathrm{Amax}$ ), large resistance values can be used in the reference voltage string. This allows the power dissipation in the gamma reference circuit to be minimized. The nine buffers are guaranteed to deliver 80 mA to the load, allowing the pixel voltages of the TFT-LCD to settle very quickly.


FIGURE 7.

Example: Below is a calculation of pixel charge time (for a black to black transition) in a VGA display operating at a vertical refresh rate of 60 Hz , with a panel capacitance of 50 pF per sub-pixel:
A full black to black transition represents the maximum charging time for the panel, since it requires that the panel capacitance be driven by a 4 V swing from node $\mathrm{V}_{\text {REF1 }}$ (Figure 7).
Total capacitive load presented to the LMC6009 is
$C_{\mathrm{L}}=50 \mathrm{pF} \times 3 \times 640=96 \mathrm{nF}$
Output current of the LMC6009 is:
$\mathrm{I}_{\mathrm{SC}}=80 \mathrm{~mA}$
Hence, slew time $\mathrm{t}_{\text {sLEw }}=(96 \mathrm{nF} \times 4 \mathrm{~V}) / 80 \mathrm{~mA}=3.07 \mu \mathrm{~s}$
The total line time for a VGA system is approximately $34 \mu \mathrm{~s}$. Therefore, the LMC6009 easily meets the drive requirements for the application. The input resistance seen between the $\mathrm{V}_{\text {REFn }}$ and $\mathrm{V}_{\text {REF }(\mathrm{n}+1)}$ inputs, (where $\mathrm{n}=0$ thru 8) of the

Column Driver (Figure 7) also draw current from the LMC6009. Thus, the actual current available for charging the panel capacitance is:
$\mathrm{lpx}=80 \mathrm{~mA}-\left(\mathrm{V}_{\text {VREF1 }}-\mathrm{V}_{\text {VREF2 }}\right) / \mathrm{R}_{\mathrm{CD}}$
where
$\mathrm{V}_{\mathrm{V} \text { REFn }}=$ Voltage at node $\mathrm{V}_{\text {REFn }}$,
$\mathrm{V}_{\mathrm{VREF}(\mathrm{n}+1)}=$ Voltage at node $\mathrm{V}_{\text {REF }(\mathrm{n}+1)}$, and
$R_{C D}=$ Column driver input resistance between
VREFn and VREF $(\mathrm{n}+1)$
Since the LMC6009 is capable of sourcing 80 mA , the pixel charging time is primarily limited only by the length of the $R_{C D}$. $C_{L}$ time constant. To implement a high quality display, column drivers that allow the shortest possible time constant (lower values of $R_{C D}$ ) are desirable. However, lower values of $R_{C D}$ result in increased system quiescent power dissipation. It is therefore important to optimize system performance by carefully considering speed vs power tradeoffs.

Physical Dimensions inches (millimeters) unless otherwise noted


MTD48 (Rer C)
All dimensions are in millimeters
48-Lead Molded Thin Shrink Small Outline Package, JEDEC NS Package Number MTD48

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

