Dual 2-Input AND Gate

The NLX2G08 is an advanced high-speed dual 2-input CMOS AND gate in ultra-small footprint.

The NLX2G08 input structures provide protection when voltages up to 7.0 volts are applied, regardless of the supply voltage.

Features

- High Speed: t_{PD} 2.5 ns (typical) at $V_{CC} = 5.0 \text{ V}$
- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Low Power Dissipation: $I_{CC} = 1 \mu A \text{ (Max)}$ at $T_A = 25 \text{°C}$
- 24 mA Balanced Output Sink and Source Capability
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input Pins
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Pinouts




Figure 2. Logic Symbol

FUNCTION TABLE Y = AB

| Inp | Output | |
|-----|--------|---|
| Α | В | Y |
| L | L | L |
| L | Н | L |
| Н | L | L |
| Н | Н | Н |

H = HIGH Logic Level L = LOW Logic Level

PIN ASSIGNMENT

| Pin | Function (UQFN8) | Function (ULLGA/ UDFN) |
|-----|---------------------|------------------------------|
| 1 | Y1 | A1 |
| 2 | B2 | B1 |
| 3 | A2 | Y2 |
| 4 | GND | GND |
| 5 | Y2 | A2 |
| 6 | B1 | B2 |
| 7 | A1 | Y1 |
| 8 | V _{CC} | V _{CC} |



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



UQFN8 MU SUFFIX CASE 523AN





ULLGA8 1.45 x 1.0 CASE 613AA





ULLGA8 1.6 x 1.0 CASE 613AB





ULLGA8 1.95 x 1.0 CASE 613AC





UDFN8 1.45 x 1.0 CASE 517BZ





UDFN8 1.6 x 1.0 **CASE 517BY**





UDFN8 1.95 x 1.0 CASE 517CA



XX= Specific Device Code

М = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|----------------------|---|-------------------------------|------|
| V _{CC} | DC Supply Voltage | - 0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage | -0.5 to +7.0 | V |
| V _{OUT} | DC Output Voltage | -0.5 to V _{CC} + 0.5 | V |
| I _{IK} | DC Input Diode Current V _{IN} < GND | -50 | mA |
| lok | DC Output Diode Current V _{OUT} < GND | -50 | mA |
| Io | DC Output Source/Sink Current | ±50 | mA |
| Icc | DC Supply Current per Supply Pin | ±100 | mA |
| I _{GND} | DC Ground Current per Ground Pin | ±100 | mA |
| T _{STG} | Storage Temperature Range | -65 to +150 | °C |
| T _L | Lead Temperature, 1 mm from Case for 10 Seconds | TBD | °C |
| TJ | Junction Temperature Under Bias | TBD | °C |
| $\theta_{\sf JA}$ | Thermal Resistance (Note 1) | TBD | °C/W |
| P _D | Power Dissipation in Still Air at 85°C | TBD | mW |
| MSL | Moisture Sensitivity | Level 1 | |
| F _R | Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | |
| V _{ESD} | ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) | TBD TBD N/A | V |
| I _{Latchup} | Latchup Performance Above V _{CC} and Below GND at 125°C (Note 5) | ±500 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
 Tested to EIA/JESD22-A114-A.
- Tested to EIA/JESD22-A115-A.
 Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Parameter | | Max | Unit |
|------------------|------------------------------------|--|-------------|---------------------|------|
| V _{CC} | Power DC Supply Voltage | Operating Data Retention Only | 1.65 1.5 | 5.5 5.5 | V |
| V _{IN} | Digital Input Voltage (Note 6) | | 0 | 5.5 | V |
| V _{OUT} | Output Voltage | | 0 | V _{CC} | V |
| T _A | Operating Free–Air Temperature | | -55 | +125 | °C |
| Δt/ΔV | Input Transition Rise or Fall Rate | $V_{CC} = 1.8 \text{ V } \pm 0.15 \text{ V}$ $V_{CC} = 2.5 \text{ V } \pm 0.2 \text{ V}$ $V_{CC} = 3.3 \text{ V } \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V } \pm 0.5 \text{ V}$ | 0 0 0 | 20 20 10 5 | ns/V |

6. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.


DC ELECTRICAL CHARACTERISTICS

| | | | V _{CC} | T, | _A = 25° | С | T _A ≤ | 85°C | T _A = -5 +12 | | |
|------------------|------------------------------------|---|---|---|--|---|---|---|---|---|------|
| Symbol | Parameter | Condition | (V) | Min | Тур | Max | Min | Max | Min | Max | Unit |
| V _{IH} | High-Level Input Voltage | | 1.65 2.3 to 5.5 | 0.75 x V _{CC} 0.7 x V _{CC} | | | 0.75 x V _{CC} 0.7 x V _{CC} | | 0.75 x V _{CC} 0.7 x V _{CC} | | V |
| V _{IL} | Low-Level Input Voltage | | 1.65 2.3 to 5.5 | | | 0.25 x V _{CC} 0.3 x V _{CC} | | 0.25 x V _{CC} 0.3 x V _{CC} | | 0.25 x V _{CC} 0.3 x V _{CC} | V |
| V _{OH} | High-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL},$ $I_{OH} = -100 \mu A$ | 1.65 to 5.5 | V _{CC} – 0.1 | V _{CC} | | V _{CC} - 0.1 | | V _{CC} – 0.1 | | V |
| | | $\begin{split} V_{IN} &= V_{IH} \text{ or } V_{IL} \\ I_{OH} &= -4 \text{ mA} \\ I_{OH} &= -8 \text{ mA} \\ I_{OH} &= -12 \text{ mA} \\ I_{OH} &= -16 \text{ mA} \\ I_{OH} &= -24 \text{ mA} \\ I_{OH} &= -32 \text{ mA} \end{split}$ | 1.65 2.3 2.7 3.0 3.0 4.5 | 1.29 1.9 2.2 2.4 2.3 3.8 | 1.5 2.1 2.4 2.7 2.5 4.0 | | 1.29 1.9 2.2 2.4 2.3 3.8 | | 1.29 1.9 2.2 2.4 2.3 3.8 | | |
| V _{OL} | Low-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL},$ $I_{OL} = 100 \mu\text{A}$ | 1.65 to 5.5 | | | 0.1 | | 0.1 | | 0.1 | V |
| | | $\begin{aligned} &V_{IN} = V_{IH} \text{ or } V_{IL} \\ &I_{OL} = 4 \text{ mA} \\ &I_{OL} = 8 \text{ mA} \\ &I_{OL} = 12 \text{ mA} \\ &I_{OL} = 16 \text{ mA} \\ &I_{OL} = 24 \text{ mA} \\ &I_{OL} = 32 \text{ mA} \end{aligned}$ | 1.65 2.3 2.7 3.0 3.0 4.5 | | 0.08 0.20 0.22 0.28 0.38 0.42 | 0.24 0.3 0.4 0.4 0.55 0.55 | | 0.24 0.3 0.4 0.4 0.55 0.55 | | 0.24 0.3 0.4 0.4 0.55 0.55 | |
| I _{IN} | Input Leakage Current | $0 \le V_{IN} \le 5.5 \text{ V}$ | 0 to 5.5 | | | ±0.1 | | ± 1.0 | | ± 1.0 | μΑ |
| I _{OFF} | Power-Off Input Leakage Current | V _{IN} = 5.5 V | 0 | | | 1.0 | | 10 | | 10 | μΑ |
| Icc | Quiescent Supply Current | $0 \le V_{IN} \le 5.5 \text{ V}$ | 5.5 | | | 1.0 | | 10 | | 10 | μΑ |

AC ELECTRICAL CHARACTERISTICS $t_R = t_F = 2.5 \text{ ns}$

| | | V_{CC} $T_A = 25^{\circ}C$ $T_A \le 8$ | | V _{CC} | T _A = 25°C | | T _A = 25°C | | 85°C | T _A = - to +1 | -55°C 25°C | |
|------------------|---|--|---|-----------------|-----------------------|------|-----------------------|------|------|-----------------------------|---------------|--|
| Symbol | Parameter | (V) | Test Condition | Min | Тур | Max | Min | Max | Min | Max | Unit | |
| t _{PLH} | Propagation Delay Input A to Output | 1.65 to 1.95 | $R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$ | 2.0 | 5.7 | 10.5 | 2.0 | 11.0 | 2.0 | 11.2 | ns | |
| t _{PHL} | input A to Output | 2.3 to 2.7 | $R_L = 1 \text{ M}\Omega$, $C_L = 15 \text{ pF}$ | 1.2 | 3.5 | 5.8 | 1.2 | 6.2 | 1.2 | 6.3 | | |
| | | 3.0 to 3.6 | $R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$ | 0.8 | 2.6 | 3.9 | 0.8 | 4.3 | 0.8 | 4.7 | | |
| | | | $R_L = 500 \Omega$, $C_L = 50 pF$ | | 3.2 | 4.8 | | 5.2 | | 5.3 | | |
| | | 4.5 to 5.5 | $R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$ | | 1.9 | 3.1 | | 3.3 | 0.5 | 4.0 | | |
| | | | $R_L = 500 \Omega$, $C_L = 50 pF$ | | 2.5 | 3.7 | | 4.0 | | 4.3 | | |
| C _{IN} | Input Capacitance | 5.5 | $V_{IN} = 0 \text{ V or } V_{CC}$ | | 2.5 | | | | | | pF | |
| C _{PD} | Power Dissipation Capacitance (Note 7) | 3.3 5.5 | 10 MHz, $V_{IN} = 0V$ or V_{CC} | | 9 11 | | | | | | pF | |


^{7.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.



PROPAGATION DELAYS

 $t_R = t_F = 2.5 \text{ ns}$, 10% to 90%; f = 1 MHz; $t_W = 500 \text{ ns}$

Figure 3. Switching Waveform



A 1-MHz square input wave is recommended for propagation delay tests.

Figure 4. Test Circuit

ORDERING INFORMATION


| Device | Package | Shipping [†] |
|----------------|--|-----------------------|
| NLX2G08MUTCG | UQFN8 (Pb-Free) | 3000 / Tape & Reel |
| NLX2G08AMX1TCG | ULLGA8, 1.95 x 1.0, 0.5P (Pb-Free) | 3000 / Tape & Reel |
| NLX2G08BMX1TCG | ULLGA8, 1.6 x 1.0, 0.4P (Pb-Free) | 3000 / Tape & Reel |
| NLX2G08CMX1TCG | ULLGA8, 1.45 x 1.0, 0.35P (Pb-Free) | 3000 / Tape & Reel |
| NLX2G08DMUTCG* | UDFN8, 1.95 x 1.0, 0.5P (Pb-Free) | 3000 / Tape & Reel |
| NLX2G08DMUTWG* | UDFN8, 1.95 x 1.0, 0.5P (Pb-Free) | 3000 / Tape & Reel |
| NLX2G08EMUTCG | UDFN8, 1.6 x 1.0, 0.4P (Pb-Free) | 3000 / Tape & Reel |
| NLX2G08FMUTCG | UDFN8, 1.45 x 1.0, 0.35P (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*These device differ only in tape and reel pin 1 orientation.

PACKAGE DIMENSIONS


UDFN8 1.6x1.0, 0.4P CASE 517BY ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

| | MILLIMETERS | | | | |
|-----|-------------|------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | 0.45 | 0.55 | | | |
| A1 | 0.00 | 0.05 | | | |
| A3 | 0.13 | REF | | | |
| b | 0.15 | 0.25 | | | |
| D | 1.60 | BSC | | | |
| Е | 1.00 | BSC | | | |
| е | 0.40 | BSC | | | |
| L | 0.25 | 0.35 | | | |
| L1 | 0.30 | 0.40 | | | |


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UDFN8 1.45x1.0, 0.35P CASE 517BZ ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

| | MILLIMETERS | | | | |
|-----|-------------|------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | 0.45 | 0.55 | | | |
| A1 | 0.00 | 0.05 | | | |
| A3 | 0.13 REF | | | | |
| b | 0.15 | 0.25 | | | |
| D | 1.45 | BSC | | | |
| Е | 1.00 | BSC | | | |
| е | 0.35 BSC | | | | |
| L | 0.25 | 0.35 | | | |
| L1 | 0.30 | 0.40 | | | |

RECOMMENDED SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UDFN8 1.95x1.0, 0.5P CASE 517CA ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

| | MILLIMETERS | | | | |
|-----|-------------|------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | 0.45 | 0.55 | | | |
| A1 | 0.00 | 0.05 | | | |
| A3 | 0.13 REF | | | | |
| b | 0.15 | 0.25 | | | |
| D | 1.95 | BSC | | | |
| Е | 1.00 BSC | | | | |
| е | 0.50 BSC | | | | |
| L | 0.25 | 0.35 | | | |
| 11 | 0.30 | 0.40 | | | |

RECOMMENDED SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UQFN8 MU SUFFIX CASE 523AN ISSUE O




*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA8 1.45x1.0, 0.35P CASE 613AA **ISSUE A**






- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

| | MILLIMETERS | | | |
|-----|-------------|------|--|--|
| DIM | MIN MAX | | | |
| Α | | 0.40 | | |
| A1 | 0.00 | 0.05 | | |
| b | 0.15 | 0.25 | | |
| D | 1.45 | BSC | | |
| Е | 1.00 BSC | | | |
| е | 0.35 BSC | | | |
| L | 0.25 | 0.35 | | |
| L1 | 0.30 | 0.40 | | |

MOUNTING FOOTPRINT SOLDERMASK DEFINED*





DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA8 1.6x1.0, 0.4P CASE 613AB ISSUE A





- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.

 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

| | MILLIMETERS | | | | |
|-----|-------------|------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | | 0.40 | | | |
| A1 | 0.00 | 0.05 | | | |
| b | 0.15 | 0.25 | | | |
| D | 1.60 | BSC | | | |
| Е | 1.00 BSC | | | | |
| е | 0.40 BSC | | | | |
| L | 0.25 | 0.35 | | | |
| L1 | 0.30 | 0.40 | | | |

MOUNTING FOOTPRINT SOLDERMASK DEFINED*




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA8 1.95x1.0, 0.5P CASE 613AC **ISSUE A**




NOTES:

- ITES:
 DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL
 AND IS MEASURED BETWEEN 0.15 AND
 0.30 mm FROM THE TERMINAL TIP.
 A MAXIMUM OF 0.05 PULL BACK OF THE
 PLATED TERMINAL FROM THE EDGE OF THE
 PACKAGE IS ALLOWED PACKAGE IS ALLOWED.

| | MILLIMETERS | |
|-----|-------------|------|
| DIM | MIN | MAX |
| Α | - | 0.40 |
| A1 | 0.00 | 0.05 |
| ь | 0.15 | 0.25 |
| D | 1.95 BSC | |
| E | 1.00 BSC | |
| е | 0.50 BSC | |
| L | 0.25 | 0.35 |
| L1 | 0.30 | 0.40 |

MOUNTING FOOTPRINT **SOLDERMASK DEFINED***



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative