
SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143E - MAY 1992 - REVISED JANUARY 1996

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus™ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16245A . . . WD PACKAGE SN74LVT16245A . . . DGG OR DL PACKAGE (TOP VIEW)



description

The 'LVT16245A are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



SCBS143E - MAY 1992 - REVISED JANUARY 1996

description (continued)

The SN74LVT16245A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16245A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16245A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 8-bit section)


INP	UTS	OPERATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				

logic symbol†


10E G3 3 EN1 [BA] 1DIR 3 EN2 [AB] 25 20E G6 24 2DIR 6 EN4 [BA] 6 EN5 [AB] **∀**1 1B1 ◁ \triangleright 2∇ 46 3 1A2 1B2 5 1A3 1B3 43 6 1A4 1B4 8 1A5 1B5 40 9 1A6 1B6 38 11 1A7 1B7 37 12 1A8 1B8 36 13 2A1 **∀**4 2B1 <1 5 ▽ 35 14 2A2 2B2 33 16 2B3 2A3 32 17 2A4 2B4 19 30 2A5 2B5 29 20 2A6 2B6 27 22 2A7 2B7 26 23 2A8 2B8

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143E - MAY 1992 - REVISED JANUARY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions (see Note 4)

					SN74LV	UNIT	
			MIN	MAX	MIN	MAX	UNII
Vcc	CC Supply voltage				2.7	3.6	V
VIH	V _{IH} High-level input voltage				2		V
VIL	/IL Low-level input voltage					0.8	V
VI	Input voltage		5.5		5.5	V	
ІОН	OH High-level output current					-32	mA
loL	Low-level output current		48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature				-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS **WITH 3-STATE OUTPUTS**

SCBS143E - MAY 1992 - REVISED JANUARY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	_	SN5	4LVT162	45A	SN74LVT16245A			LINUT				
PARAMETER	T	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT				
VIK	$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA				-1.2			-1.2	V		
	$V_{CC} = MIN \text{ to } MAX^{\ddagger}, I_{OH} = -100 \mu A$).2		VCC-C).2				
Vou	$V_{CC} = 2.7 \text{ V},$	I _{OH} = -8 mA		2.4			2.4			V		
VOH	V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						V			
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2						
	V _{CC} = 2.7 V	$I_{OL} = 100 \mu A$			0.2			0.2				
	VCC = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5	1			
\/o.		I _{OL} = 16 mA			0.4			0.4 V				
VOL	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V			
	ACC = 3 A	$I_{OL} = 48 \text{ mA}$		0.55								
		$I_{OL} = 64 \text{ mA}$						0.55				
	$V_{CC} = 3.6 \text{ V},$					±1						
	$V_{CC} = 0$ or MAX ‡ ,	V _I = 5.5 V	Control inputs			10			10			
Ц	V _{CC} = 3.6 V	V _I = 5.5 V			100			20	μΑ			
		VI = VCC	A or B ports§					1				
		$V_I = 0$				-5			-5			
l _{off}	$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5	V						±100	μΑ		
len en	V2-V	V _I = 0.8 V	A or B ports	75			75					
l(hold)	VCC = 3 V	V _I = 2 V	A or B ports	-75			-75			μΑ		
lozh	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V				5			1	μΑ		
lozL	V _{CC} = 3.6 V,	V _O = 0.5 V	_			-5			-1	μΑ		
ICC			Outputs high	0.09			0.09					
	$V_{CC} = 3.6 \text{ V},$ $I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs low			5			5	5 mA		
	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	Outputs disabled			0.09			0.09				
ΔI _{CC} ¶	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND					0.2			0.2	mA		
Ci	V _I = 3 V or 0				4			4		pF		
C _{io}	V _O = 3 V or 0				11			11		pF		



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]underline{\S}$ Unused pins at VCC or GND

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS143E - MAY 1992 - REVISED JANUARY 1996


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVT16245A				SN74LVT16245A									
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT				
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX					
t _{PLH}	A or B	B or A	0.5	4.4		5.3	1	2.4	4.1		5	ns				
t _{PHL}		BOIA	0.5	4.7		5.5	1	2.3	4.1		5.2					
^t PZH	ŌĒ	<u> </u>	A or B	0.5	7		7.7	1	3	5.3		6.3	ns			
t _{PZL}		AOIB	0.5	5.8		7.2	1	3.1	5.2		6.7	115				
^t PHZ	ŌĒ	OE A	OE.	OF	OF	A or B	1	7.2		7.7	2.7	4.6	6.4		7.2	ns
tPLZ			AOIB	1	6.3		6.5	2.6	4.3	5.8		6.1	115			

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS143E - MAY 1992 - REVISED JANUARY 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated