

#### Features

- SMPTE 424M, 292M, and 259M-C compliant
- Supports data rates of 270, 1483.5, 1485, 2967, 2970Mb/s
- Supports DVB-ASI at 270Mb/s
- Pb-free and RoHS Compliant
- Auto and Manual Modes for rate selection
- Standards indication in Auto Mode
- 4:1 input multiplexer patented technology
- Choice of dual reclocked data outputs or one data output and one recovered clock output
- Footprint and drop-in compatible with existing GS2975 designs
- Loss of Signal (LOS) Output
- Lock Detect Output
- On-chip Input and Output Termination
- Differential 50Ω inputs and outputs
- Mute, Bypass and Autobypass functions
- SD/HD indication output to control GS2978 Dual Slew-Rate Cable Driver
- Single 3.3V power supply
- Operating temperature range: 0°C to 70°C

#### Applications

- SMPTE 424M, SMPTE 292M and SMPTE 259M-C Serial Digital Interfaces

#### Description

The GS2975A is a Multi-Rate Serial Digital Reclocker designed to automatically recover the embedded clock from a digital video signal and re-time the incoming video data.

The GS2975A Serial Digital Reclocker will recover the embedded clock signal and re-time the data from a SMPTE 424M, SMPTE 292M, or SMPTE 259M-C compliant digital video signal.

The GS2975A removes the high frequency jitter components from the bit-serial stream. Input termination is on-chip for seamless matching to 50Ω transmission lines.

The GS2975A can operate in either auto or manual rate selection mode. In Auto mode the device will automatically detect and lock onto incoming SMPTE SDI data signals at any supported rate. For single rate data systems, the GS2975A can be configured to operate in Manual mode. In both modes, the device requires only one external crystal to set the VCO frequency when not locked and provides adjustment free operation.


In systems which require passing of non-SMPTE data rates, the GS2975A can be configured to either automatically or manually enter a bypass mode in order to pass the signal without reclocking.

The GS2975A offers a choice of dual reclocked data outputs or one data output and one recovered clock output. The device is footprint and drop-in compatible with existing GS2975 designs, with no additional application changes required.

The GS2975A is Pb-free, and the encapsulation compound does not contain halogenated flame retardant.

This component and all homogeneous sub-components are RoHS compliant.

Functional Block Diagram



GS2975A Functional Block Diagram

# Contents

|   |    |
|---|----|
| Features .....  | 1  |
| Applications .....  | 1  |
| Description .....   | 1  |
| Functional Block Diagram .....                                      | 2  |
| 1. Pin Out .....  | 4  |
| 1.1 GS2975A Pin Assignment .....                                    | 4  |
| 1.2 GS2975A Pin Descriptions .....                                  | 5  |
| 2. Electrical Characteristics .....                                 | 9  |
| 2.1 Absolute Maximum Ratings .....                                  | 9  |
| 2.2 DC Electrical Characteristics .....                             | 9  |
| 2.3 AC Electrical Characteristics .....                             | 10 |
| 2.4 Solder Reflow Profiles .....                                    | 13 |
| 3. Input / Output Circuits .....                                    | 14 |
| 4. Detailed Description .....                                       | 17 |
| 4.1 Slew Rate Phase Lock Loop (S-PLL) .....                         | 17 |
| 4.2 VCO .....   | 18 |
| 4.3 Charge Pump .....   | 18 |
| 4.4 Frequency Acquisition Loop — The Phase-Frequency Detector ..... | 19 |
| 4.5 Phase Acquisition Loop — The Phase Detector .....               | 19 |
| 4.6 4:1 Input Mux .....   | 20 |
| 4.7 Automatic and Manual Data Rate Selection .....                  | 20 |
| 4.8 Bypass Mode .....   | 21 |
| 4.9 DVB-ASI Operation .....   | 21 |
| 4.10 Lock and LOS .....   | 21 |
| 4.11 Output Drivers and Output Mute .....                           | 22 |
| 5. Typical Application Circuit .....                                | 23 |
| 6. Package & Ordering Information .....                             | 24 |
| 6.1 Package Dimensions .....  | 24 |
| 6.2 Recommended PCB Footprint .....                                 | 25 |
| 6.3 Packaging Data .....  | 26 |
| 6.4 Marking Diagram .....   | 26 |
| 6.5 Ordering Information .....                                      | 26 |
| 7. Revision History .....   | 27 |

# 1. Pin Out

## 1.1 GS2975A Pin Assignment




Figure 1-1: 64-Pin QFN

## 1.2 GS2975A Pin Descriptions

**Table 1-1: Pin Descriptions**

| Pin Number               | Name                           | Type           | Description  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
|--------------------------|--------------------------------|----------------|--|----------|----------|----------------|---|---|------|---|---|------|---|---|------|---|---|------|
| 1, 3                     | DDI0, $\overline{\text{DDI0}}$ | Input          | Serial digital differential input 0.   |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 2                        | DDI0_VTT                       | Passive        | Center tap of two 50Ω on-chip termination resistors between DDI0 and $\overline{\text{DDI0}}$ .  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 4, 8, 12, 16, 32, 43, 49 | GND                            | Passive        | Recommended connect to GND.  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 5, 7                     | DDI1, $\overline{\text{DDI1}}$ | Input          | Serial digital differential input 1.   |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 6                        | DDI1_VTT                       | Passive        | Center tap of two 50Ω on-chip termination resistors between DDI1 and $\overline{\text{DDI1}}$ .  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 9, 11                    | DDI2, $\overline{\text{DDI2}}$ | Input          | Serial digital differential input 2.   |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 10                       | DDI2_VTT                       | Passive        | Center tap of two 50Ω on-chip termination resistors between DDI2 and $\overline{\text{DDI2}}$ .  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 13, 15                   | DDI3, $\overline{\text{DDI3}}$ | Input          | Serial digital differential input 3.   |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 14                       | DDI3_VTT                       | Passive        | Center tap of two 50Ω on-chip termination resistors between DDI3 and $\overline{\text{DDI3}}$ .  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 17, 18                   | DDI_SEL[1:0]                   | Logic Input    | Serial digital input select.   |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
|                          |                                |                | <table border="1"> <thead> <tr> <th>DDI_SEL1</th> <th>DDI_SEL0</th> <th>INPUT SELECTED</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>DDI0</td> </tr> <tr> <td>0</td> <td>1</td> <td>DDI1</td> </tr> <tr> <td>1</td> <td>0</td> <td>DDI2</td> </tr> <tr> <td>1</td> <td>1</td> <td>DDI3</td> </tr> </tbody> </table> | DDI_SEL1 | DDI_SEL0 | INPUT SELECTED | 0 | 0 | DDI0 | 0 | 1 | DDI1 | 1 | 0 | DDI2 | 1 | 1 | DDI3 |
| DDI_SEL1                 | DDI_SEL0                       | INPUT SELECTED |  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 0                        | 0                              | DDI0           |  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 0                        | 1                              | DDI1           |  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 1                        | 0                              | DDI2           |  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 1                        | 1                              | DDI3           |  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 19                       | BYPASS                         | Logic Input    | Bypass the reclocker stage.<br>When BYPASS is HIGH, it overwrites the AUTOBYPASS setting.  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 20                       | AUTOBYPASS                     | Logic Input    | Automatically bypasses the reclocker stage when the PLL is not locked<br>This pin is ignored when BYPASS is HIGH.  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 21                       | AUTO/ $\overline{\text{MAN}}$  | Logic Input    | Auto/Manual select.<br>When set HIGH, the standard is automatically detected from the input data rate.<br>When set LOW, the user must program the input standard using the SS[2:0] pins.   |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 22                       | VCC_VCO                        | Power          | Most positive power supply connection for the internal VCO section.<br>Connect to 3.3V.  |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |
| 23                       | VEE_VCO                        | Power          | Most negative power supply connection for the internal VCO section.<br>Connect to GND.   |          |          |                |   |   |      |   |   |      |   |   |      |   |   |      |

**Table 1-1: Pin Descriptions (Continued)**

| Pin Number | Name                          | Type           | Description   |     |     |                                     |
|------------|-------------------------------|----------------|---|-----|-----|-------------------------------------|
| 24, 25, 26 | SS[2:0]                       | Bi-directional | When $\overline{\text{AUTO/MAN}}$ is HIGH, SS[2:0] are outputs, displaying the data rate to which the PLL has locked.   |     |     |                                     |
|            |                               |                | When $\overline{\text{AUTO/MAN}}$ is LOW, SS[2:0] are inputs, forcing the PLL to lock only to a selected data rate  |     |     |                                     |
|            |                               |                | SS2   | SS1 | SS0 | DATA RATE<br>SELECTED/FORCED (Mb/s) |
|            |                               |                | 0   | 1   | 0   | 270                                 |
|            |                               |                | 1   | 0   | 1   | 1483.5/1485                         |
|            |                               |                | 1   | 1   | 0   | 2967/2970                           |
| 27         | NC                            | No Connect     | Not connected internally.   |     |     |                                     |
| 28         | LOCKED                        | Output         | Lock Detect.<br>This pin is set HIGH by the device when the PLL is locked.  |     |     |                                     |
| 29         | LOS                           | Output         | Loss of Signal.<br>Set HIGH when there are no transitions on the active DDI[3:0] input.   |     |     |                                     |
| 30         | VCC_DIG                       | Power          | Most positive power supply connection for the internal glue logic.<br>Connect to 3.3V.  |     |     |                                     |
| 31         | VEE_DIG                       | Power          | Most negative power supply connection for the internal glue logic.<br>Connect to GND.   |     |     |                                     |
| 33         | $\overline{\text{SD/HD}}$     | Output         | This signal will be set LOW by the device when the reclocker has locked to 2.97Gb/s (2.967Gb/s) or 1.485Gb/s (1.4835Gb/s), or when a non-SMPTE standard is applied (i.e. the device is not locked).<br>It will be set HIGH when the reclocker has locked to 270Mbps.  |     |     |                                     |
| 34         | KBB                           | Analog Input   | Controls the loop bandwidth of the PLL.   |     |     |                                     |
| 35         | $\overline{\text{RCO\_MUTE}}$ | Power          | Serial clock or secondary data output mute.<br>Assert LOW for reduced power consumption, see <a href="#">Section 2.2 DC Electrical Characteristics</a> .<br>When $\overline{\text{RCO\_MUTE}}$ = LOW, the RCO/DDO1 output is powered down.<br>When $\overline{\text{RCO\_MUTE}}$ = HIGH, the RCO/DDO1 output is active.<br>NOTE: This is not a logic input pin. |     |     |                                     |

**Table 1-1: Pin Descriptions (Continued)**

| Pin Number | Name                                       | Type        | Description   |                               |                                |      |            |
|------------|--|-------------|---|-------------------------------|--------------------------------|------|------------|
| 36         | $\overline{\text{DDO\_MUTE}}$              | Logic Input | Mutes the DDO0 and/or RCO/DDO1 outputs.   |                               |                                |      |            |
|            |  |             | $\overline{\text{DDO\_MUTE}}$   | $\overline{\text{RCO\_MUTE}}$ | $\overline{\text{DATA/CLOCK}}$ | DDO0 | RCO/DDO1   |
|            |  |             | 1   | 1                             | 0                              | DATA | CLOCK      |
|            |  |             | 1   | 1                             | 1                              | DATA | DATA       |
|            |  |             | 0   | 1                             | 0                              | MUTE | CLOCK      |
|            |  |             | 0   | 1                             | 1                              | MUTE | MUTE       |
|            |  |             | 1   | 0                             | X                              | DATA | Power down |
|            |  |             | 0   | 0                             | X                              | MUTE | Power down |
|            |  |             | NOTE:<br>MUTE = Outputs latched at previous data bit.<br>Power down = Outputs pulled to $V_{CC}$ through 50 $\Omega$ resistor.  |                               |                                |      |            |
| 37         | $\overline{\text{DATA/CLOCK}}$             | Logic Input | Data/Clock select.<br>When set HIGH, the RCO/DDO1 pin will output a copy of the serial digital output (DDO0).<br>When set LOW, the RCO/DDO1 pin will output a re-timed clock (RCO). |                               |                                |      |            |
| 38, 40     | $\overline{\text{RCO/DDO1}}$ ,<br>RCO/DDO1 | Output      | Serial clock or secondary data output.<br>When $\overline{\text{RCO\_MUTE}}$ is connected to VCC, the serial digital differential clock or secondary data output will be presented. |                               |                                |      |            |
| 39, 45     | RSV  | Reserved    | Do not connect.   |                               |                                |      |            |
| 41         | VCC_RCO                                    | Power       | Most positive power supply connection for the RCO/DDO1 and $\overline{\text{RCO/DDO1}}$ output driver.<br>Connect to 3.3V.  |                               |                                |      |            |
| 42         | VEE_RCO                                    | Power       | Most negative power supply connection for the RCO/DDO1 and $\overline{\text{RCO/DDO1}}$ output driver.<br>Connect to GND.   |                               |                                |      |            |
| 43         | GND_DRV                                    | Passive     | Recommended connect to GND.   |                               |                                |      |            |
| 44, 46     | $\overline{\text{DDO0}}$ , DDO0            | Output      | Differential Serial Digital Outputs.  |                               |                                |      |            |
| 47         | VCC_DDO                                    | Power       | Most positive power supply connection for the DDO0/ $\overline{\text{DDO0}}$ output driver.<br>Connect to 3.3V.   |                               |                                |      |            |
| 48         | VEE_DDO                                    | Power       | Most negative power supply connection for the DDO0/ $\overline{\text{DDO0}}$ output driver.<br>Connect to GND.  |                               |                                |      |            |
| 50, 51     | XTAL_OUT+,<br>XTAL_OUT-                    | Output      | Differential outputs of the reference oscillator used for monitoring or test purposes.  |                               |                                |      |            |
| 52, 53     | XTAL+, XTAL-                               | Input       | Reference crystal input. Connect to the GO1535 as shown in the <a href="#">Typical Application Circuit</a> on page 23.  |                               |                                |      |            |
| 54 - 59    | NC   | No Connect  | Not connected internally.   |                               |                                |      |            |

**Table 1-1: Pin Descriptions (Continued)**

| Pin Number | Name       | Type       | Description  |
|------------|------------|------------|--|
| 60         | VEE_CP     | Power      | Most negative power supply connection for the internal charge pump. Connect to GND.  |
| 61         | VCC_CP     | Power      | Most positive power supply connection for the internal charge pump. Connect to 3.3V.   |
| 62, 63     | LF+, LF-   | Passive    | Loop filter capacitor connection. Connect as shown in the <a href="#">Typical Application Circuit on page 23</a> .                                   |
| 64         | NC         | No Connect | Not connected internally. Recommended connect to GND.  |
| –          | Center Pad | –          | Ground pad on bottom of package.<br>Solder to main ground plane following recommendations under <a href="#">Recommended PCB Footprint on page 25</a> |



## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

| Parameter                   | Value  |
|-----------------------------|--|
| Supply Voltage Range        | -0.5V to +3.6 V <sub>DC</sub>                    |
| Input Voltage Range         | V <sub>ee</sub> - 0.5V to V <sub>cc</sub> + 0.5V |
| Operating Temperature Range | -20°C to 85°C                                    |
| Storage Temperature Range   | -50°C < T <sub>s</sub> < 125°C                   |
| Input ESD Voltage           | 4kV HBM, 100V MM                                 |
| Solder Reflow Temperature   | 260°C  |

NOTE: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions or at any other condition beyond those indicated in the AC/DC Electrical Characteristic sections is not implied.

### 2.2 DC Electrical Characteristics

**Table 2-1: DC Electrical Characteristics**

V<sub>CC</sub> = 3.3V ±5%, T<sub>A</sub> = 0°C to 70°C, unless otherwise shown. Typical values: V<sub>CC</sub> = 3.3V and T<sub>A</sub> = 25°C

| Parameter   | Symbol          | Conditions             | Min   | Typ | Max   | Units |
|---|-----------------|------------------------|-------|-----|-------|-------|
| Supply Voltage  | V <sub>CC</sub> | Operating Range        | 3.135 | 3.3 | 3.465 | V     |
| Supply Current  | I <sub>CC</sub> | RCO/DD01 enabled       | –     | 142 | 170   | mA    |
|   | I <sub>CC</sub> | RCO/DD01 disabled      | –     | 123 | 152   | mA    |
| Power Consumption   | –               | RCO/DD01 enabled       | –     | 468 | 590   | mW    |
|   | –               | RCO/DD01 disabled      | –     | 404 | 528   | mW    |
| Logic Inputs<br>DDI_SEL[1:0], BYPASS,<br>AUTOBYPASS, AUTO/MAN, ASI/177,<br>DDO_MUTE | V <sub>IH</sub> | High                   | 2.0   | –   | –     | V     |
|   | V <sub>IL</sub> | Low                    | –     | –   | 0.8   | V     |
| Logic Outputs<br>SD/HD, LOCKED, LOS   | V <sub>OH</sub> | I <sub>OH</sub> = -2mA | 2.4   | –   | –     | V     |
|   | V <sub>OL</sub> | I <sub>OL</sub> = 2mA  | –     | –   | 0.4   | V     |
| Bi-Directional Pins (Manual Mode)<br>SS[2:0], AUTO/MAN = 0                          | V <sub>IH</sub> | High                   | 2.0   | –   | –     | V     |
|   | V <sub>IL</sub> | Low                    | –     | –   | 0.8   | V     |
| Bi-Directional Pins (Auto Mode)<br>SS[2:0], AUTO/MAN = 1                            | V <sub>OH</sub> | I <sub>OH</sub> = -2mA | 2.4   | –   | –     | V     |
|   | V <sub>OL</sub> | I <sub>OL</sub> = 2mA  | –     | –   | 0.4   | V     |

**Table 2-1: DC Electrical Characteristics (Continued)**

V<sub>CC</sub> = 3.3V ±5%, T<sub>A</sub> = 0°C to 70°C, unless otherwise shown. Typical values: V<sub>CC</sub> = 3.3V and T<sub>A</sub> =25°C

| Parameter  | Symbol          | Conditions  | Min                             | Typ                                    | Max  | Units |
|--|-----------------|-------------|---------------------------------|--|--|-------|
| XTAL_OUT+, XTAL_OUT-                                       | V <sub>OH</sub> | High        | –                               | V <sub>CC</sub> - 0.075                | –  | V     |
|  | V <sub>OL</sub> | Low         | –                               | V <sub>CC</sub> - 0.300                | –  | V     |
| RCO_MUTE   | –               | I = -1.5mA  | V <sub>CC</sub> - 0.165         | V <sub>CC</sub>                        | V <sub>CC</sub> + 0.165                    | V     |
| Serial Input Voltage                                       | –               | Common Mode | 1.65 +<br>(V <sub>SID</sub> /2) | –                                      | V <sub>CC</sub> -<br>(V <sub>SID</sub> /2) | V     |
| Serial Output Voltage<br>DDO0/DDO0,<br>RCO/DDO1 / RCO/DDO1 | –               | Common Mode | –                               | V <sub>CC</sub> - (V <sub>OD</sub> /2) | –  | V     |

## 2.3 AC Electrical Characteristics

**Table 2-2: AC Electrical Characteristics**

V<sub>CC</sub> = 3.3V ±5%, T<sub>A</sub> = 0°C to 70°C, unless otherwise shown. Typical values: V<sub>CC</sub> = 3.3V and T<sub>A</sub> =25°C

| Parameter   | Symbol                              | Conditions  | Min | Typ | Max  | Units             | Notes |
|---|-------------------------------------|---|-----|-----|------|-------------------|-------|
| Serial Input Data Rate  | –                                   | –   | 270 | –   | 2970 | Mb/s              | –     |
| Serial Input Jitter Tolerance                                 | –                                   | Worst case modulation (e.g. square wave modulation)<br>270, 1485, 2970 Mb/s         | 0.8 | –   | –    | UI                | –     |
| PLL Lock Time - Asynchronous                                  | t <sub>ALOCK</sub>                  | –   | –   | 1.5 | 10   | ms                | –     |
| PLL Lock Time - Synchronous                                   | t <sub>SLOCK</sub>                  | KBB = Float, CLF=47nF<br>SD/HD = 0  | –   | 0.5 | 4    | us                | –     |
|   |                                     | KBB = Float, CLF=47nF<br>SD/HD = 1  | –   | 5   | 20   | us                | –     |
| Serial Output Rise/Fall Time<br>SDO0 and RCO/DDO1 (20% - 80%) | t <sub>SDO</sub> , t <sub>RCO</sub> | 50Ω load (on chip)  | –   | 110 | –    | ps                | –     |
|   | t <sub>SDO</sub> , t <sub>RCO</sub> | 50Ω load (on chip)  | –   | 110 | –    | ps                | –     |
| Serial Digital Input Signal Swing                             | V <sub>SID</sub>                    | Differential with internal 100Ω input termination<br>See <a href="#">Figure 2-1</a> | 100 | –   | 800  | mV <sub>p-p</sub> | –     |
| Serial Digital Output Signal Swing<br>DDO0 and RCO/DDO1       | V <sub>OD</sub>                     | 100Ω load differential<br>See <a href="#">Figure 2-2</a>                            | 300 | 450 | 600  | mV <sub>p-p</sub> | –     |
| DDO0 to DDO1 skew   | DD <sub>skew</sub>                  | –   | –   | 156 | –    | ps                | 1     |
| DDO0 to RCO skew  | DR <sub>skew</sub>                  | 2970 Mb/s, 1485 Mb/s  | –   | 28  | –    | ps                | 2     |
|   |                                     | 270 Mb/s  | –   | 37  | –    | ps                | 2     |


**Table 2-2: AC Electrical Characteristics (Continued)**

V<sub>CC</sub> = 3.3V ±5%, T<sub>A</sub> = 0°C to 70°C, unless otherwise shown. Typical values: V<sub>CC</sub> = 3.3V and T<sub>A</sub> =25°C

| Parameter   | Symbol             | Conditions                                      | Min | Typ   | Max  | Units | Notes |
|---|--------------------|---|-----|-------|------|-------|-------|
| Serial Output Jitter on DDO0<br>(RCO/DDO1 disabled)                   | t <sub>OJ</sub>    | 270 Mb/s  | –   | 0.02  | 0.07 | UI    | 3     |
|   |                    | 1485 Mb/s                                       | –   | 0.06  | 0.10 | UI    | 4     |
|   |                    | 2970 Mb/s                                       | –   | 0.10  | 0.15 | UI    | 4     |
| Serial Output Jitter on DDO0 and DDO1<br>(Both DDO0 and DDO1 enabled) | t <sub>OJ</sub>    | 270 Mb/s  | –   | 0.02  | 0.07 | UI    | 3     |
|   |                    | 1485 Mb/s                                       | –   | 0.06  | 0.10 | UI    | 4     |
|   |                    | 2970 Mb/s                                       | –   | 0.11  | 0.16 | UI    | 4     |
| Additive Jitter   | t <sub>AJ</sub>    | Bypass mode, 2970 Mb/s<br>DDO0 enabled          | –   | 15    | –    | ps    | –     |
|   |                    | Bypass mode, 2970 Mb/s<br>DDO0 and DDO1 enabled | –   | 20    | –    | ps    | –     |
| Loop Bandwidth  | BW <sub>LOOP</sub> | 2.97 Gb/s, KBB = V <sub>CC</sub>                | –   | 1.75  | –    | MHz   | –     |
|   |                    | 2.97 Gb/s, KBB = FLOAT                          | –   | 3.5   | –    | MHz   | –     |
|   |                    | 2.97 Gb/s, KBB = GND,<br><0.1dB Peaking         | –   | 7.0   | –    | MHz   | –     |
|   |                    | 1.485 Gb/s, KBB = V <sub>CC</sub>               | –   | 0.875 | –    | MHz   | –     |
|   |                    | 1.485 Gb/s, KBB = FLOAT                         | –   | 1.75  | –    | MHz   | –     |
|   |                    | 1.485 Gb/s, KBB = GND,<br><0.1dB Peaking        | –   | 3.5   | –    | MHz   | –     |
|   |                    | 270 Mb/s, KBB = V <sub>CC</sub>                 | –   | 0.16  | –    | MHz   | –     |
|   |                    | 270 Mb/s, KBB = FLOAT                           | –   | 0.32  | –    | MHz   | –     |
|   |                    | 270 Mb/s, KBB = GND,<br><0.1dB Peaking          | –   | 0.64  | –    | MHz   | –     |

NOTES:


- DDO0 to DDO1 skew alignment as defined here:




**Table 2-2: AC Electrical Characteristics (Continued)**

$V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$ , unless otherwise shown. Typical values:  $V_{CC} = 3.3V$  and  $T_A = 25^\circ C$

| Parameter  | Symbol | Conditions | Min | Typ | Max | Units | Notes |
|--|--------|------------|-----|-----|-----|-------|-------|
| 2. DDO0 to RCO skew alignment as defined here:                   |        |            |     |     |     |       |       |
|  |        |            |     |     |     |       |       |
| 3. KBB = Float, PRN = $2^{23}-1$ , input jitter = $40ps_{p-p}$ . |        |            |     |     |     |       |       |
| 4. KBB = Float, PRN = $2^{23}-1$ , input jitter = $20ps_{p-p}$ . |        |            |     |     |     |       |       |




**Figure 2-1: Serial Digital Input Signal Swing**




**Figure 2-2: Serial Digital Output Signal Swing**

## 2.4 Solder Reflow Profiles

The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in [Figure 2-3](#). The recommended standard Pb reflow profile is shown in [Figure 2-4](#).



**Figure 2-3: Maximum Pb-free Solder Reflow Profile (Preferred)**



**Figure 2-4: Standard Pb Solder Reflow Profile**

### 3. Input / Output Circuits




Figure 3-1: TTL Inputs




Figure 3-2: Loop Filter







Figure 3-3: Crystal Input



**Figure 3-4: Crystal Output Buffer**



**Figure 3-5: Serial Data Outputs, Serial Clock Outputs**



**Figure 3-6: KBB**




Figure 3-7: Indicator Outputs: SD/ $\overline{\text{HD}}$ , LOCKED, LOS




Figure 3-8: Standard Select/Indication Bi-directional Pins




Figure 3-9: Serial Data Inputs



## 4. Detailed Description


The GS2975A is a Multi-Rate Serial Digital Reclocker designed to automatically recover the embedded clock from a digital video signal and re-time the incoming video data.

The GS2975A will recover the embedded clock signal and re-time the data from a SMPTE 424M, SMPTE 292M, or SMPTE 259M-C compliant digital video signal.

Using the functional block diagram ([page 2](#)) as a guide, [Slew Rate Phase Lock Loop \(S-PLL\) on page 17](#) to [on page 22](#) describes each aspect of the GS2975A in detail.

### 4.1 Slew Rate Phase Lock Loop (S-PLL)

The term “slew” refers to the output phase of the PLL in response to a step change at the input. Linear PLLs have an output phase response characterized by an exponential response whereas an S-PLL’s output is a ramp response (see [Figure 4-1](#)). Because of this non-linear response characteristic, traditional small signal analysis is not possible with an S-PLL.



**Figure 4-1: PLL Characteristics**

The S-PLL offers several advantages over the linear PLL. The Loop Bandwidth of an S-PLL is independent of the transition density of the input data. Pseudo-random data has a transition density of 0.5 versus a pathological signal which has a transition density of 0.05. The loop bandwidth of a linear PLL will change proportionally with this change in transition density. With an S-PLL, the loop bandwidth is defined by the jitter at the data input. This translates to infinite loop bandwidth with a zero jitter input signal. This allows the loop to correct for small variations in the input jitter quickly, resulting in very low output jitter. The loop bandwidth of the GS2975A's PLL is defined at 0.2UI of input jitter.

The PLL consists of two acquisition loops. First is the Frequency Acquisition (FA) loop. This loop is active when the device is not locked and is used to achieve lock to the supported data rates. Second is the phase acquisition (PA) loop. Once locked, the PA loop tracks the incoming data and makes phased corrections to produce a re-clocked output.

## 4.2 VCO

The internal VCO of the GS2975A is an LC oscillator. It is trimmed at the time of manufacture to capture all data rates over temperature and operation voltage ranges.

Integrated into the VCO is a series of programmable dividers used to achieve all serial data rates, as well as additional dividers for the frequency acquisition loop.

## 4.3 Charge Pump

During frequency acquisition, the charge pump has two states, "pump-up" and "pump-down," which is produced by a leading or lagging phase difference between the input and the VCO frequency.

During phase acquisition, there are two levels of "pump-up" and two levels of "pump down" produced for leading and lagging phase difference between the input and VCO frequency. This is to allow for greater precision of VCO control.

The charge pump produces these signals by holding the integrated frequency information on the external loop-filter capacitor,  $C_{LF}$ . The instantaneous frequency information is the result of the current flowing through an internal resistor connected to the loop-filter capacitor.


## 4.4 Frequency Acquisition Loop — The Phase-Frequency Detector

An external crystal of 14.140 MHz is used as a reference to keep the VCO centered at the last known data rate. This allows the device to achieve a fast synchronous lock, especially in cases where a known data rate is interrupted. The crystal reference is also used to clock internal timers and counters. To keep the optimal performance of the reclocker over all operating conditions, the crystal frequency must be 14.140 MHz, +/-50ppm. The GO1535 meets this specification and is available from GENNUM.

The VCO is divided by a selected ratio which is dependant on the input data rate. The resultant is then compared to the crystal frequency. If the divided VCO frequency and the crystal frequency are within 1% of each other, the PLL is considered to be locked to the input data rate.

## 4.5 Phase Acquisition Loop — The Phase Detector

The phase detector is a digital quadrature phase detector. It indicates whether the input data is leading or lagging with respect to a clock that is in phase with the VCO (I-clk) and a quadrature clock (Q-clk). When the phase acquisition loop (PA loop) is locked, the input data transition is aligned to the falling edge of I-clk and the output data is re-timed on the rising edge of I-clk. During high input jitter conditions ( $>0.25\text{UI}$ ), Q-clk will sample a different value than I-clk. In this condition, two extra phase correction signals will be generated which instructs the charge pump to create larger frequency corrections for the VCO.



**Figure 4-2: Phase Detector Characteristics**

When the PA loop is active, the crystal frequency and the incoming data rate are compared. If the resultant is more than 2%, the PLL is considered to be unlocked and the system jumps to the FA loop.

## 4.6 4:1 Input Mux

The 4:1 input mux allows the connection of four independent streams of video/data. There are four differential inputs (DDI[3:0] and  $\overline{\text{DDI}}[3:0]$ ). The active channel can be selected via the DDI\_SEL[1:0] pins. Table 4-1 shows the input selected for a given state at DDI\_SEL[1:0].

**Table 4-1: Bit Pattern for Input Select**

| DDI_SEL[1:0] | Selected Input |
|--------------|----------------|
| 00           | DDI0           |
| 01           | DDI1           |
| 10           | DDI2           |
| 11           | DDI3           |


The DDI inputs are designed to be DC interfaced with the output of the GS2974 Cable Equalizer. There are on chip  $50\Omega$  termination resistors which come to a common point at the DDI\_VT pins. Connect a 10nF capacitor to this pin and connect the other end of the capacitor to ground. This terminates the transmission line at the inputs for optimum performance.

If only one input pair is used, connect the unused positive inputs to +3.3V and leave the unused negative inputs floating. This helps to eliminate crosstalk from potential noise that would couple to the unused input pair.

## 4.7 Automatic and Manual Data Rate Selection

The GS2975A can be configured to manually lock to a specific data rate or automatically search for and lock to the incoming data rate. The AUTO/MAN pin selects automatic data rate detection mode (Auto mode) when HIGH and manual data rate selection mode (Manual mode) when LOW.

In Auto mode, the SS[2:0] bi-directional pins become outputs and the bit pattern indicates the data rate that the PLL is locked to (or previously locked to). The "search algorithm" cycles through the data rates and starts over if that data rate is not found (see Figure 4-3).



**Figure 4-3: Data Rate Search Pattern**

In Manual mode, the data rate can be programmed and the SS[2:0] pins become inputs. In this mode, the search algorithm is disabled and the PLL will only lock to the data rate selected.

Table 4-2 shows the SS[2:0] pin settings for either the data rate selected (in Manual mode) or the data rate that the PLL has locked to (in Auto mode).

**Table 4-2: Data Rate Indication/Selection Bit Pattern**

| SS[2:0] | Data Rate (Mb/s) |
|---------|------------------|
| 010     | 270              |
| 101     | 1485 (1483.5)    |
| 110     | 2970 (2967)      |

## 4.8 Bypass Mode

In Bypass mode, the GS2975A passes the data at the inputs directly to the outputs. There are two pins that control the bypass function: BYPASS and AUTOBYPASS.

When BYPASS is set HIGH, the GS2975A will be in Bypass mode.

When AUTOBYPASS is set HIGH, the GS2975A will be configured to enter Bypass mode only when the PLL has not locked to a data rate. When BYPASS is set HIGH, AUTOBYPASS will be ignored.

When the PLL is not locked, and both BYPASS and AUTOBYPASS are set LOW, the serial digital output DDO0/DDO0 or DDO1/DDO1 will produce invalid data.

## 4.9 DVB-ASI Operation


The GS2975A will also re-clock DVB-ASI at 270 Mb/s. In auto mode, the device will automatically lock to the incoming 270Mb/s signal. In manual mode, the SS[2:0] pins must be set to 010 (270 Mb/s) to ensure proper operation.

## 4.10 Lock and LOS

The LOCKED signal is an active high output which indicates when the PLL is locked.

The internal lock logic of the GS2975A includes a system which monitors the Frequency Acquisition Loop and the Phase Acquisition Loop as well as a monitor to detect harmonic lock.

The LOS (Loss of Signal) output is an active HIGH output which indicates the absence of data transitions at the DDix input. In order for this output to be asserted, transitions must not be present for a period of  $t_{LA} = 5 - 10$  us. After this output has been asserted, LOS will deassert within  $t_{LD} = 0 - 5$  us after the appearance of a transition at the DDix input.



**Figure 4-4: LOS signal timing**

NOTE: LOS is sensitive to transitions appearing at the input, and does not distinguish between transitions caused by input data, and transitions due to noise.

### 4.11 Output Drivers and Output Mute

The GS2975A offers a choice of dual reclocked data outputs or one data output and one recovered clock output. Table 4-3 shows the correlation of the output pins to the corresponding input select pins.

**Table 4-3: Configuration of Output Drivers and Output Mute Pins**


| $\overline{\text{DDO\_MUTE}}$ | $\overline{\text{RCO\_MUTE}}$ | $\overline{\text{DATA/CLOCK}}$ | DDO0 | RCO/DDO1   |
|-------------------------------|-------------------------------|--------------------------------|------|------------|
| 1                             | 1                             | 0                              | DATA | CLOCK      |
| 1                             | 1                             | 1                              | DATA | DATA       |
| 0                             | 1                             | 0                              | MUTE | CLOCK      |
| 0                             | 1                             | 1                              | MUTE | MUTE       |
| 1                             | 0                             | X                              | DATA | Power Down |
| 0                             | 0                             | X                              | MUTE | Power Down |

NOTE:

MUTE = Outputs latched at previous data bit.

Power down = Outputs pulled to  $V_{CC}$  through  $50\Omega$  resistor.

# 5. Typical Application Circuit



Note: All resistors in ohms and all capacitors in Farads.


**Figure 5-1: GS2975A Typical Application Circuit**

NOTE: The GS2975A is drop-in compatible with the GS2975 application circuit. In the GS2975 application circuit pin 37 is connected to ground. If the GS2975A is dropped into the GS2975 app circuit, the RCO/DDO1 and RCO/DDO1 pins will output the recovered clock.





## 6.2 Recommended PCB Footprint



The center pad of the PCB footprint should be connected to the ground plane by a minimum of 36 vias.

NOTE: Suggested dimensions only. Final dimensions should conform to customer design rules and process optimizations.

### 6.3 Packaging Data

| Parameter  | Value                |
|--|----------------------|
| Package Type   | 9mm x 9mm 64-pin QFN |
| Moisture Sensitivity Level (per JEDEC J-STD-020C)                    | 3                    |
| Junction to Case Thermal Resistance, $\theta_{j-c}$                  | 9.1°C/W              |
| Junction to Air Thermal Resistance, $\theta_{j-a}$ (at zero airflow) | 21.5°C/W             |
| Junction to Board Thermal Resistance, $\theta_{j-b}$                 | 5.6°C/W              |
| Psi, $\Psi$  | 0.2°C/W              |
| Pb-free and RoHS Compliant   | Yes                  |

### 6.4 Marking Diagram

Pin 1 ID



XXXX - Lot/Work Order ID  
 YYWW - Date Code  
 YY - 2-digit year  
 WW - 2-digit week number

### 6.5 Ordering Information

| Part Number |             | Package            | Temperature Range |
|-------------|-------------|--------------------|-------------------|
| GS2975A     | GS2975ACNE3 | Pb-free 64-pin QFN | 0°C to 70°C       |

## 7. Revision History

| Version | ECR    | PCN   | Date          | Changes and/or Modifications  |
|---------|--------|-------|---------------|---|
| A       | 142569 | –     | December 2006 | New Document.   |
| 0       | 143947 | 43428 | February 2007 | Converting to Data Sheet. Removed 'Proprietary and Confidential' footer. Updated <a href="#">AC Electrical Characteristics</a> table. Added junction - board thermal resistance parameter to <a href="#">Section 6.3 Packaging Data</a> . Added section <a href="#">6.4 Marking Diagram</a> . |
| 1       | 146316 | –     | July 2007     | Typo: Pin 64 in <a href="#">Table 1-1</a> & TAC <a href="#">Figure 5-1</a> on <a href="#">page 23</a> , Pins 38/40 & 44/46 in <a href="#">Table 1-1</a> .   |
| 2       | 147068 | –     | August 2007   | Typo: <a href="#">Functional Block Diagram</a> on <a href="#">page 2</a> .  |

### CAUTION

ELECTROSTATIC SENSITIVE DEVICES  
DO NOT OPEN PACKAGES OR HANDLE  
EXCEPT AT A STATIC-FREE WORKSTATION



### DOCUMENT IDENTIFICATION

#### DATA SHEET

The product is in production. Gennum reserves the right to make changes at any time to improve reliability, function or design, in order to provide the best product possible.

### GENNUM CORPORATION

Mailing Address: P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3  
Shipping Address: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5  
Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946

### GENNUM JAPAN CORPORATION

Shinjuku Green Tower Building 27F, 6-14-1, Nishi Shinjuku, Shinjuku-ku, Tokyo, 160-0023 Japan  
Tel. +81 (03) 3349-5501, Fax. +81 (03) 3349-5505

### GENNUM UK LIMITED

25 Long Garden Walk, Farnham, Surrey, England GU9 7HX  
Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

GENNUM and the G logo are registered trademarks of Gennum Corporation.

© Copyright 2006 Gennum Corporation. All rights reserved. Printed in Canada.

[www.gennum.com](http://www.gennum.com)