May 31, 2012

TEXAS
INSTRUMENTS

ADC08831/ADC08832

8-Bit Serial I/O CMOS A/D Converters with Multiplexer and Sample/Hold Function

General Description

The ADC08831/ADC08832 are 8-bit successive approximation Analog to Digital converters with 3-wire serial interfaces and a configurable input multiplexer for 2 channels. The serial I/O will interface to COPS™family of micro-controllers, PLD's, microprocessors, DSP's, or shift registers. The serial I/O is configured to comply with the NSC MICROWIRE™ serial data exchange standard.

To minimize total power consumption, the ADC08831/ADC08832 automatically go into low power mode whenever they are not performing conversions.

A track/hold function allows the analog voltage at the positive input to vary during the actual A/D conversion.

The analog inputs can be configured to operate in various combinations of single-ended, differential, or pseudo-differential modes. The voltage reference input can be adjusted to allow encoding of small analog voltage spans to the full 8-bits of resolution.

Applications

- Digitizing sensors and waveforms
- Process control monitoring
- Remote sensing in noisy environments

- Instrumentation
- Embedded Systems

Features

- 3-wire serial digital data link requires few I/O pins
- Analog input track/hold function
- 2-channel input multiplexer option with address logic
- Analog input voltage range from GND to V_{CC}
- No zero or full scale adjustment required
- TTL/CMOS input/output compatible
- Superior pin compatible replacement for ADC0831/2

Key Specifications

- Resolution: 8 bits
- Conversion time (f_C = 2 MHz): 4μs (max)
- Power dissipation: 8.5mW (typ)
- Low power mode: 3.0mW (typ)
- Single supply: $5V_{DC}$
- Total unadjusted error: ±1LSB
- No missing codes over temperature

Typical Application

Connection Diagrams

ADC08831
Wide Body SO Packages (Obsolete)

$\overline{CS}$	1	14 V_{CC}
NC	2	13 NC
$V_{IN}(+)$	3	12 CLK
NC	4	11 NC
$V_{IN}(-)$	5	10 DO
NC	6	9 NC
GND	7	8 V_{REF}

10010804

ADC08832
N (Obsolete), M, MM Packages

$\overline{CS}$	1	8 V_{CC} (V_{REF})
CH0	2	7 CLK
CH1	3	6 DO
GND	4	5 DI

10010801

ADC08831
N (Obsolete), M, MM Packages

$\overline{CS}$	1	8 V_{CC}
$V_{IN}(+)$	2	7 CLK
$V_{IN}(-)$	3	6 DO
GND	4	5 V_{REF}

10010802

ADC08832
Wide Body SO Packages (Obsolete)

$\overline{CS}$	1	14 V_{CC} (V_{REF})
NC	2	13 NC
CH0	3	12 CLK
NC	4	11 NC
CH1	5	10 DO
NC	6	9 NC
GND	7	8 DI

10010803

Ordering Information

Temperature Range	Package
Industrial (−40°C ≤ T_J ≤ +85°C)	
ADC08831IN (Obsolete)	N08E
ADC08832IN (Obsolete)	
ADC08831IWM (Obsolete)	M14B
ADC08832IWM (Obsolete)	
ADC08831IM	M08A
ADC08831IMX	
ADC08832IM	
ADC08832IMX	
ADC08831IMM (Obsolete)	MUA08A
ADC08832IMM	
ADC08832IMMX	

Absolute Maximum Ratings (*Note 1*, *Note 3*)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC})	6.5V
Voltage at Inputs and Outputs	−0.3V to V_{CC} + 0.3V
Input Current at Any Pin (*Note 4*)	±5 mA
Package Input Current (*Note 4*)	±20 mA
ESD Susceptibility (*Note 6*)	
Human Body Model	2000V
Machine Model	200V
Junction Temperature (*Note 5*)	150°C

Storage Temperature Range	−65° C to 150°C
Mounting Temperature	
Lead Temp. (soldering, 10 sec)	260°C
Infrared (10 sec)	215°C

Operating Ratings (*Note 2*, *Note 3*)

Temperature Range	−40°C ≤ T_J ≤ +85°C
Supply Voltage	4.5 V to 6.0 V
Thermal Resistance (θ_{jA})	
SO Package, 8-pin Surface Mount	190°C/W
MSOP, 8-pin Surface Mount	235°C/W
SO Package, 14-pin Surface Mount	145°C/W
N Package, 8-pin	122°C/W
Clock Frequency	10kHz≤f_{CLK}≤2MHz

Electrical Characteristics

The following specifications apply for $V_{CC} = V_{REF} = +5V_{DC}$, and f_{CLK} = 2 MHz unless otherwise specified. **Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX};** all other limits $T_A = T_J$ = 25°C.

Symbol	Parameter	Conditions	Typical (*Note 8*)	Limits (*Note 9*)	Units (Limits)
CONVERTER AND MULTIPLEXER CHARACTERISTICS					
TUE	Total Unadjusted Error	(*Note 10*)	±0.3	**±1**	LSB (max)
	Offset Error		±0.2		LSB
DNL	Differential NonLinearity		±0.2		LSB
INL	Integral NonLinearity		±0.2		LSB
FS	Full Scale Error		±0.3		LSB
R_{REF}	Reference Input Resistance	(*Note 11*)	3.5	**2.8** **5.9**	kΩ (min) kΩ (max)
V_{IN}	Analog Input Voltage	(*Note 12*)		**(V_{CC} + 0.05)** **(GND − 0.05)**	V (max) V (min)
	DC Common-Mode Error			**±¼**	LSB (max)
	Power Supply Sensitivity	V_{CC} = 5V ±10%, V_{CC} = 5V ±5%		**±¼** **±¼**	LSB (max) LSB (max)
	On Channel Leakage Current (*Note 13*)	On Channel = 5V, Off Channel = 0V		0.2 **1**	µA (max)
		On Channel = 0V Off Channel = 5V		−0.2 **−1**	µA (min)
	Off Channel Leakage Current (*Note 13*)	On Channel = 5V, Off Channel = 0V		−0.2 **−1**	µA (min)
		On Channel = 0V, Off Channel = 5V		0.2 **1**	µA (max)
DC CHARACTERISTICS					
$V_{IN(1)}$	Logical "1" Input Voltage			**2.0**	V (min)
$V_{IN(0)}$	Logical "0" Input Voltage			**0.8**	V (max)
$I_{IN(1)}$	Logical "1" Input Current	V_{IN} = 5.0V	0.05	**+1**	µA (max)
$I_{IN(0)}$	Logical "0" Input Current	V_{IN} = 0V	0.05	**−1**	µA (max)
$V_{OUT(1)}$	Logical "1" Output Voltage	V_{CC} = 4.75V: I_{OUT} = −360 µA I_{OUT} = −10 µA		**2.4** **4.5**	V (min) V (min)
$V_{OUT(0)}$	Logical "0" Output Voltage	V_{CC} = 4.75V I_{OUT} = 1.6 mA		**0.4**	V (max)

Symbol	Parameter	Conditions	Typical (*Note 8*)	Limits (*Note 9*)	Units (Limits)
I_{OUT}	TRI-STATE Output Current	$V_{OUT} = 0V$		**−3.0**	µA (max)
		$V_{OUT} = 5V$		**3.0**	µA (max)
I_{SOURCE}	Output Source Current	$V_{OUT} = 0V$		**−6.5**	mA (max)
I_{SINK}	Output Sink Current	$V_{OUT} = V_{CC}$		**8.0**	mA (min)
I_{CC}	Supply Current ADC08831 CLK = V_{CC}	$\overline{CS} = V_{CC}$	0.6	**1.0**	mA (max)
		$\overline{CS} = LOW$	1.7	**2.4**	mA (max)
I_{CC}	Supply Current ADC08832 CLK = V_{CC} (*Note 16*)	$\overline{CS} = V_{CC}$	1.3	**1.8**	mA (max)
		$\overline{CS} = LOW$	2.4	**3.5**	mA (max)

Electrical Characteristics

The following specifications apply for $V_{CC} = V_{REF} = +5\ V_{DC}$, and $t_r = t_f = 20$ ns unless otherwise specified. **Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX};** all other limits $T_A = T_J = 25°C$.

Symbol	Parameter	Conditions	Typical (*Note 8*)	Limits (*Note 9*)	Units (Limits)
f_{CLK}	Clock Frequency			**2**	MHz (max)
	Clock Duty Cycle (*Note 14*)			**40**	% (min)
				60	% (max)
T_C	Conversion Time (Not Including MUX Addressing Time)	$f_{CLK} = 2MHz$		**8**	$1/f_{CLK}$ (max)
				4	µs (max)
t_{CA}	Acquisition Time			**½**	$1/f_{CLK}$ (max)
t_{SET-UP}	$\overline{CS}$ Falling Edge or Data Input Valid to CLK Rising Edge			**25**	ns (min)
t_{HOLD}	Data Input Valid after CLK Rising Edge			**20**	ns (min)
t_{pd1}, t_{pd0}	CLK Falling Edge to Output Data Valid (*Note 15*)	$C_L = 100$ pF: Data MSB First		**250**	ns (max)
		Data LSB First		**200**	ns (max)
t_{1H}, t_{0H}	TRI-STATE Delay from Rising Edge of $\overline{CS}$ to Data Output and SARS Hi-Z	$C_L = 10$ pF, $R_L = 10$ kΩ (see TRI-STATE Test Circuits)	50		ns
		$C_L = 100$ pF, $R_L = 2$ kΩ		**180**	ns (max)
C_{IN}	Capacitance of Analog Input (*Note 17*)		13		pF
C_{IN}	Capacitance of Logic Inputs		5		pF
C_{OUT}	Capacitance of Logic Outputs		5		pF

Dynamic Characteristics

The following specifications apply for V_{CC} = 5V, f_{CLK} = 2MHz, T_A= 25°C, R_{SOURCE} = 50Ω, f_{IN} = 45kHz, V_{IN} = $5V_P$, V_{REF} = 5V, non-coherent 2048 samples with windowing.

Symbol	Parameter		Conditions	Typical (*Note 8*)	Limits (*Note 9*)	Units (Limits)
f_S	Sampling Rate	ADC08831	f_{CLK}/11		181	ksps
		ADC08832	f_{CLK}/13 (*Note 21*)		153	ksps
SNR	Signal-to -Noise Ratio (*Note 19*)			48.5		dB
THD	Total Harmonic Distortion (*Note 20*)			−59.5		dB
SINAD	Signal-to -Noise and Distortion			48.0		dB
ENOB	Effective Number Of Bits (*Note 18*)			7.7		Bits
SFDR	Spurious Free Dynamic Range			62.5		dB

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is functional. These ratings do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND = 0 V_{DC}, unless otherwise specified.

Note 4: When the input voltage V_{IN} at any pin exceeds the power supplies (V_{IN} < (GND) or V_{IN} > V_{CC},) the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four pins.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, $θ_{JA}$ and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is P_D = (T_{JMAX} − T_A)/$θ_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 6: Human body model, 100 pF capacitor discharged through a 1.5 kΩ resistor. The machine mode is a 200pF capacitor discharged directly into each pin.

Note 7: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or Linear Data Book section "Surface Mount" for other methods of soldering surface mount devices.

Note 8: Typicals are at T_J = 25°C and represent the most likely parametric norm.

Note 9: Guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: Total Unadjusted Error (TUE) includes offset, full-scale, linearity, multiplexer errors.

Note 11: It is not tested for the ADC08832.

Note 12: For $V_{IN(−)}$ ≥ $V_{IN(+)}$ the digital code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Functional Block Diagram) which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. During testing at low V_{CC} levels (e.g., 4.5V), high level analog inputs (e.g., 5V) can cause an input diode to conduct, especially at elevated temperatures, which will cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode; this means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. Achievement of an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 13: Channel leakage current is measured after a single-ended channel is selected and the clock is turned off. For off channel leakage current the following two cases are considered: one, with the selected channel tied high (5 V_{DC}) and the remaining off channel tied low (0 V_{DC}), total current flow through the off channel is measured; two, with the selected channel tied low and the off channels tied high, total current flow through the off channel is again measured. The two cases considered for determining on channel leakage current are the same except total current flow through the selected channel is measured.

Note 14: A 40% to 60% duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits the minimum time the clock is high or low must be at least 250 ns. The maximum time the clock can be high or low is 60 μs.

Note 15: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in to allow for comparator response time.

Note 16: For the ADC08832 V_{ref} is internally tied to V_{CC}, therefore, for the ADC08832 reference current is included in the supply current.

Note 17: Analog inputs are typically 300 ohms input resistance to a 13pF sample and hold capacitor.

Note 18: Effective Number Of Bits (ENOB) is calculated from the measured signal-to-noise plus distortion ratio (SINAD) using the equation ENOB = (SINAD-1.76)/6.02.

Note 19: The signal-to-noise ratio is the ratio of the signal amplitude to the background noise level. Harmonics of the input signal are not included in it's calculation.

Note 20: The contributions from the first 6 harmonics are used in the calculation of the THD.

Note 21: The maximum sampling rate is slightly less than f_{CLK}/11 if $\overline{CS}$ is reset in less than one clock period.

Block Diagram

10010847

*For ADC08831 V_{REF} pin is available, for ADC08832 DI pin is available, and V_{REF} is tied to V_{CC}
Pin names in parentheses refer to ADC08832

Typical Performance Characteristics

The following specifications apply for $T_A = 25°C$, $V_{CC} = V_{REF} = 5V$, unless otherwise specified.

Linearity Error (TUE) vs Reference Voltage

10010827

Linearity Error (TUE) vs Temperature

10010815

Linearity Error (TUE) vs Clock Frequency

10010814

Power Supply Current vs Temperature (ADC08831)

10010835

Power Supply Current vs Temperature (ADC08832)

10010836

Power Supply Current vs Clock Frequency, $\overline{CS}$ = Low, ADC08831

10010837

Output Current vs Temperature

10010833

Spectral Response with 10KHz Sine Wave Input

$f_s = 181$ ksps
$f_{IN} = 10$ kHz
$V_{IN} = 5$ V_{P-P}
SINAD = 48.1 dB

10010813

Spectral Response with 55 KHz Sine Wave Input

$f_s = 181$ ksps
$f_{IN} = 55$ kHz
$V_{IN} = 5$ V_{P-P}
SINAD = 49.19 dB

10010834

Spectral Response with 90 KHz Sine Wave Input

$f_S = 181$ ksps
$f_{IN} = 90$ kHz
$V_{IN} = 5$ V_{P-P}
SINAD = 48.7 dB

10010816

Total Unadjuster Error Plot

$V_{CC} = V_{REF} = 5$ V
$f_{CLK} = 2$ MHz

10010838

Leakage Current Test Circuit

10010805

TRI-STATE Test Circuits and Waveforms

10010820

10010821

Timing Diagrams

Data Input Timing

CLK

t_{SET-UP}

$\overline{CS}$

t_{SET-UP}

t_{HOLD}

t_{HOLD}

DATA
IN (DI)

10010822

Data Output Timing

CLK

t_{pd0}, t_{pd1}

t_{pd0}, t_{pd1}

DATA
OUT (DO)

t_{SET-UP}

$\overline{SE}$

10010823

ADC08831 Start Conversion Timing

CLK

t_{SET-UP}

$\overline{CS}$

START CONVERSION

DO

BIT 7
(MSB)

BIT 6

10010824

ADC08831 Timing

10010825

*LSB first output not available on ADC08831.

ADC08832 Timing

10010826

ADC08832 Functional Block Diagram

10010812

*Some of these functions/pins are not available with other options.

Functional Description

1.0 MULTIPLEXER ADDRESSING

The design of these converters utilizes a comparator structure with built-in sample-and-hold which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "−" input terminal. The polarity of each input terminal of the pair indicates which line the converter expects to be the most positive. If the assigned "+" input voltage is less than the "−" input voltage the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended, or differential operation. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs, differential inputs, as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single-ended or differential. In addition to selecting differential mode the polarity may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is illustrated by the MUX addressing codes for the ADC08832.

The MUX address is shifted into the converter via the DI line. Because the ADC08831 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

TABLE 1. Multiplexer/Package Options

Part Number	Number of Analog Channels		Number of Package Pins
	Single-Ended	Differential	
ADC08831	1	1	8 or 14
ADC08832	2	1	8 or 14

MUX Addressing: ADC08832

Single-Ended MUX Mode				
MUX Address			Channel #	
Start Bit	SGL/$\overline{\text{DIF}}$	ODD/SIGN	0	1
1	1	0	+	
1	1	1		+

Differential MUX Mode				
MUX Address			Channel #	
Start Bit	SGL/$\overline{\text{DIF}}$	ODD/SIGN	0	1
1	0	0	+	−
1	0	1	−	+

Since the input configuration is under software control, it can be modified as required before each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion.

The analog input voltages for each channel can range from 50mV below ground to 50mV above V_{CC} (typically 5V) without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE

A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements. It allows many functions to be included in a small package and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.

To understand the operation of these converters it is best to refer to the Timing Diagrams and Functional Block Diagram and to follow a complete conversion sequence. For clarity, a separate timing diagram is shown for each device.

1. A conversion is initiated by pulling the $\overline{\text{CS}}$ (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word, if applicable.

2. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 2 bits to be the MUX assignment word.

3. When the start bit has been shifted into the start location of the MUX register, and the input channel has been assigned, a conversion is about to begin. An interval of ½ clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle to a final analog input value. The DI line is disabled at this time. It no longer accepts data.

4. The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.

5. During the conversion the output of the SAR comparator indicates whether the analog input is greater than (high) or less than (low) a series of successive voltages generated internally from a ratioed capacitor array (first 5 bits) and a resistor ladder (last 3 bits). After each comparison the comparator's output is shipped to the DO line on the falling edge of CLK. This data is the result of the conversion being shifted out (with the MSB first) and can be read by the processor immediately.

6. After 8 clock periods the conversion is completed.

7. The stored data in the successive approximation register is loaded into an internal shift register. The data, LSB first, is automatically shifted out the DO line after the MSB first data stream. The DO line then goes low and stays low until $\overline{\text{CS}}$ is returned high. The ADC08831 is an exception in that its data is only output in MSB first format.

8. The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.

3.0 Reducing Power Consumption

The ADC08831 operate up to a 2MHz clock frequency, or about 181 ksps. At 5V supply, it consumes about 1.7 mA or

8.5 mW when $\overline{CS}$ is logic low. The ADC08831 has a low power mode to minimize total power consumption.

When the chip select is asserted with a logic high, some analog circuitry and digital logic are pulled to a static, low power condition. Also, DOUT, the output driver is taken into TRI-STATE mode.

To optimize static power consumption, special attention is needed to the digital input logic signals: CLK, $\overline{CS}$, DI. Each digital input has a large CMOS buffer between V_{CC} and GND. A traditional TTL level high (2.4V) will be sufficient for each input to read a logical "1". However, there could be a large V_{IH} to V_{CC} voltage difference at each input. Such a voltage difference would cause static power dissipation, even when chip select pin is high and the part is in low power mode.

Therefore, to minimize static power dissipation, it is recommended that all digital input logic levels should equal the converter's supply. Various CMOS logic is particularly well suited for this application.

The reference pin on the ADC08831 is not affected by the power-down mode. To reduce static reference current during non-conversion time, there are a couple options. First, a low voltage external reference (ie, 2.5V could be used). A shunt reference, such as the LM385-2.5, could be powered by a logic gate that is the inverse of the signal on $\overline{CS}$. When $\overline{CS}$ is high, the reference is off. As a second option, an external, low on-resistance switch could be used.

The ADC08832 is similar to the ADC08831, except its reference is derived from V_{CC}. The ADC08832 does enter a low-power mode when $\overline{CS}$ is logic high, as the analog and digital logic enter static current modes. However power dissipation from the reference ladder occurs, regardless of the signal on $\overline{CS}$

4.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input on these converters, V_{REF}, defines the voltage span of the analog input (the difference between $V_{IN(MAX)}$ and $V_{IN(MIN)}$ over which the 256 possible output codes apply. The devices can be used either in ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance which can be as low as 2.8kΩ. This pin is the top of a resistor divider string and capacitor array used for the successive approximation conversion.

In a ratiometric system the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC} (done internally on the ADC08832). This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385, LM336 and LM4040 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{REF}/256$).

10010828

a) Ratiometric

10010829

b) Absolute with a Reduced Span

FIGURE 1. Reference Examples

5.0 THE ANALOG INPUTS

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the input be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "−" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "−" input is ½ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{error}(max) = V_{PEAK}(2\pi f_{CM}) \left(\frac{0.5}{f_{CLK}} \right)$$

where f_{CM} is the frequency of the common-mode signal,

V_{PEAK} is its peak voltage value

and f_{CLK} is the A/D clock frequency.

For a 60Hz common-mode signal to generate a ¼ LSB error (≅5mV) with the converter running at 250kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input limits.

Source resistance limitation is important with regard to the DC leakage currents of the input multiplexer. Bypass capacitors should not be used if the source resistance is greater than 1kΩ. The worst-case leakage current of ±1µA over temperature will create a 1mV input error with a 1kΩ source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

5.1 Sample and Hold

The ADC08831/2 provide a built-in sample-and-hold to acquire the input signal. The sample and hold can sample input signals in either single-ended or pseudo differential mode.

5.2 Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time. To achieve the full sampling rate, the analog input should be driven with a low impedance source (100Ω) or a high-speed op amp such as the LM6142. Higher impedance sources or slower op amps can easily be accommodated by allowing more time for the analog input to settle.

5.3 Source Resistance

The analog inputs of the ADC08831/2 look like a 13pF capacitor (C_{IN}) in series with 300Ω resistor (Ron). C_{IN} gets switched between the selected "+" and "−" inputs during each conversion cycle. Large external source resistors will slow the settling of the inputs. It is important that the overall RC time constants be short enough to allow the analog input to completely settle.

5.4 Board Layout Consideration, Grounding and Bypassing:

The ADC08831/2 are easy to use with some board layout consideration. They should be used with an analog ground plane and single-point grounding techniques. The GND pin should be tied directly to the ground plane.

The supply pin should be bypassed to the ground plane with a surface mount or ceramic capacitor with leads as short as possible. All analog inputs should be referenced directly to the single-point ground. Digital inputs and outputs should be shielded from and routed away from the reference and analog circuitry.

6.0 OPTIONAL ADJUSTMENTS

6.1 Zero Error

The offset of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{IN(MIN)}$, is not ground a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any V_{IN} (−) input at this $V_{IN(MIN)}$ value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN} (−) input and applying a small magnitude positive voltage to the V_{IN} (+) input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal ½ LSB value (½ LSB = 9.8mV for V_{REF} = 5.000V_{DC}).

6.2 Full Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1½ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input (or V_{CC} for the ADC08832) for a digital output code which is just changing from 1111 1110 to 1111 1111.

6.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN} (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, using 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "−" input should then be adjusted to just obtain the 00$_{HEX}$ to 01$_{HEX}$ code transition.

The full-scale adjustment should be made [with the proper V_{IN} (−) voltage applied] by forcing a voltage to the V_{IN} (+) input which is given by:

$$V_{IN}(+) \text{ fs adj} = V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$$

where:

V_{MAX} = the high end of the analog input range

and

V_{MIN} = the low end (the offset zero) of the analog range. (Both are ground referenced.)

The V_{REF}IN (or V_{CC}) voltage is then adjusted to provide a code change from FE$_{HEX}$ to FF$_{HEX}$. This completes the adjustment procedure.

7.0 DYNAMIC PERFORMANCE

Dynamic performance specifications are often useful in applications requiring waveform sampling and digitization. Typ-

ically, a memory buffer is used to capture a stream of consecutive digital outputs for post processing. Capturing a number of samples that is a power of 2 (ie, 1024, 2048, 4096) allows the Fast Fourier Transform (FFT) to be used to digitally analyze the frequency components of the signal. Depending on the application, further digital filtering, windowing, or processing can be applied.

7.1 Sampling Rate

The Sampling Rate, sometimes referred to as the Throughput Rate, is the time between repetitive samples by an Analog-to-Digital Converter. The sampling rate includes the conversion time, as well as other factors such a MUX setup time, acquisition time, and interfacing time delays. Typically, the sampling rate is specified in the number of samples taken per second, at the maximum Analog-to-Digital Converter clock frequency.

Signals with frequencies exceeding the Nyquist frequency (1/2 the sampling rate), will be aliased into frequencies below the Nyquist frequency. To prevent signal degradation, sample at twice (or more) than the input signal and/or use of a low pass (anti-aliasing) filter on the front-end. Sampling at a much higher rate than the input signal will reduce the requirements of the anti-aliasing filter.

Some applications require under-sampling the input signal. In this case, one expects the fundamental to be aliased into the frequency range below the Nyquist frequency. In order to be assured the frequency response accurately represents a harmonic of the fundamental, a band-pass filter should be used over the input range of interest.

7.2 Signal-to-Noise Ratio

Signal-to-Noise Ratio (SNR) is the ratio of RMS magnitude of the fundamental to the RMS sum of all the non-fundamental signal, excluding the harmonics, up to 1/2 of the sampling frequency (Nyquist).

7.3 Total Harmonic Distortion

Total Harmonic distortion is the ratio of the RMS sum of the amplitude of the harmonics to the fundamental input frequency.

$$THD = 20 \log [(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)^{1/2} / V_1]$$

Where V_1 is the RMS amplitude of the fundamental and V_2, V_3, V_4, V_5, V_6 are the RMS amplitudes of the individual harmonics. In theory, all harmonics are included in THD calculations, but in practice only about the first 6 make significant contributions and require measurement.

For under-sampling applications, the input signal should be band pass filtered (BPF) to prevent out of band signals, or their harmonics, to appear in the spectral response.

The DC Linearity transfer function of an Analog-to-Digital Converter tends to influence the dominant harmonics. A parabolic Linearity curve would tend to create 2nd (and even) order harmonics, while an S-curve would tend to create 3rd (or odd) order harmonics. The magnitude of an DC linearity error correlates to the magnitude of the harmonics.

7.4 Signal-to-Noise and Distortion

Signal-to-Noise And Distortion ratio (SINAD) is the ratio of RMS magnitude of the fundamental to the RMS sum of all the non-fundamental signals, including the noise and harmonics, up to 1/2 of the sampling frequency (Nyquist), excluding DC.

SINAD is also dependent on the number of quantization levels in the A/D Converter used in the waveform sampling process. The more quantization levels, the smaller the quantization noise and theoretical noise performance. The theoretical SINAD for a N-Bit Analog-to-Digital Converter is given by:

$$SINAD = (6.02 N + 1.76) \text{ dB}$$

Thus, for an 8-bit converter, the ideal SINAD = 49.92 dB

7.5 Effective Number of Bits

Effective Number Of Bits (ENOB) is another specification to quantify dynamic performance. The equation for ENOB is given by:

$$ENOB = [(SINAD - 1.76)] / 6.02$$

The Effective Number Of Bits portrays the cumulative effect of several errors, including quantization, non-linearities, noise, and distortion.

7.6 Spurious Free Dynamic Range

Spurious Free Dynamic Range (SFDR) is the ratio of the signal amplitude to the amplitude of the highest harmonic or spurious noise component. If the amplitude is at full scale, the specification is simply the reciprocal of the peak harmonic or spurious noise.

Applications

**Low-Cost Remote Temperature Sensor**

10010806

Operating with Ratiometric Transducers

10010807

*$V_{IN}(-) = 0.15\ V_{CC}$
15% of $V_{CC} \leq V_{XDR} \leq$ 85% of V_{CC}

**Span Adjust; 0V ≤ V_IN ≤ 3V**

**Zero-Shift and Span Adjust: 2V≤V_IN ≤ 5V**

10010808

Protecting the Input

10010809

Diodes are 1N914

Digital Load Cell

10010810

Uses one more wire than load cell itself
Two mini-DIPs could be mounted inside load cell for digital output transducer
Electronic offset and gain trims relax mechanical specs for gauge factor and offset
Low level cell output is converted immediately for high noise immunity

4 mA-20 mA Current Loop Converter

10010811

All power supplied by loop
1500V isolation at output

Isolated Data Converter

10010840

A "Stand-Alone" Hook-Up for ADC08832 Evaluation

MUX ADDRESS

5 V$_{DC}$

51k 51k

START BIT

SGL/$\overline{DIF}$

PARALLEL INPUTS

11 14 3 4 5 6 8 GND $\overline{DO}$ 7 NC

CLK INT 15

$\overline{CLK}$ 2 CLK

INPUT SHIFT REGISTER
74C165

SHIFT/$\overline{LOAD}$ 1 SIN

START

1/6 74C04

START

10 NC

V$_{CC}$ 14 DO 9

5 V$_{DC}$

5 V$_{DC}$ (OR V$_{IN}$)

1k

3 2 5

$\overline{CS}$ 1

CLK 7 CLK

ADC08832

GND 4 V$_{CC}$ 8 DO 6

5 V$_{DC}$

51k

1/6 74C14

5 V$_{DC}$

10k

51-D P1^2

START

PUSH TO START THE A/D CONVERSION

NO

$\overline{CLK}$

10k

0.001 µF

CLOCK GENERATOR

CD4093

CLK

9 CLR

CLK

OUTPUT SHIFT REGISTER
74C164

7 GND

8 CLK Q$_H$

14 V$_{CC}$ SI A 1

SI B 2

Q$_A$ 3

5 V$_{DC}$

+ 10 µF

$\overline{Q}$ CLR D CLK

13 12 11 10 6 5 4 3

1/2 74C74

1.3k (8)

NSL5027 (8)

MSB DATA DISPLAY LSB

5 V$_{DC}$

10010839

Physical Dimensions inches (millimeters) unless otherwise noted

0.346 − 0.362
(8.788 − 9.195)

14 13 12 11 10 9 8

0.394 − 0.419
(10.01 − 10.64)

LEAD NO. 1
IDENT

1 2 3 4 5 6 7

0.027
(0.685)

0.291 − 0.299
(7.391 − 7.595)

0.017
(0.432) × 45°

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

8° MAX TYP
ALL LEADS

0.004
(0.102)
ALL LEAD
TIPS

0.030 − 0.050
(0.762 − 1.270)
TYP ALL LEADS

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

0.037 − 0.044
(0.940 − 1.118)

SEATING
PLANE

0.050
(1.270)
TYP

0.014 − 0.019
(0.356 − 0.483) TYP

M14B (REV D)

Order Number ADC08831IWM, ADC08832IWM,
NS Package Number M14B

0.189 − 0.197
(4.800 − 5.004)

8 7 6 5

0.228 − 0.244
(5.791 − 6.198)

0.010 MAX
(0.254)

LEAD NO. 1
IDENT

1 2 3 4

30°
TYP

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) × 45°

6° MAX TYP
ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

0.014
(0.356)

0.050
(1.270)
TYP

0.006 TYP
(0.203)

SEATING
PLANE

0.014 − 0.020 TYP
(0.356 − 0.508)

M08A (REV H)

Order Number ADC08831IM or ADC08832IM
NS Package Number M08A

$$\frac{0.373-0.400}{(9.474-10.16)}$$

$$\frac{0.090}{(2.286)}$$

$$\frac{0.092}{(2.337)} \text{ DIA}$$

PIN NO. 1 IDENT

OPTION 1

$$0.250 \pm 0.005$$
$$(6.35 \pm 0.127)$$

$$0.032 \pm 0.005$$
$$(0.813 \pm 0.127)$$
RAD

PIN NO. 1 IDENT

OPTION 2

$$\frac{0.280}{(7.112)} \text{ MIN}$$

$$\frac{0.030}{(0.762)} \text{ MAX}$$

$$\frac{0.040}{(1.016)} \text{ TYP}$$

$$20° \pm 1°$$

$$\frac{0.300-0.320}{(7.62-8.128)}$$

$$\frac{0.039}{(0.991)}$$

$$\frac{0.145-0.200}{(3.683-5.080)}$$

$$0.130 \pm 0.005$$
$$(3.302 \pm 0.127)$$

$$95° \pm 5°$$

$$\frac{0.125-0.140}{(3.175-3.556)}$$

$$\frac{0.020}{(0.508)} \text{ MIN}$$

$$\frac{0.009-0.015}{(0.229-0.381)}$$

$$\frac{0.065}{(1.651)}$$

$$\frac{0.125}{(3.175)} \text{ DIA NOM}$$

$$90° \pm 4° \text{ TYP}$$

$$0.325 \begin{array}{c} +0.040 \\ -0.015 \end{array}$$
$$\left(8.255 \begin{array}{c} +1.016 \\ -0.381 \end{array} \right)$$

$$0.018 \pm 0.003$$
$$(0.457 \pm 0.076)$$

$$0.100 \pm 0.010$$
$$(2.540 \pm 0.254)$$

$$0.045 \pm 0.015$$
$$(1.143 \pm 0.381)$$

$$\frac{0.060}{(1.524)}$$

$$\frac{0.050}{(1.270)}$$

N08E (REV F)

Order Number ADC08831IN, ADC08832IN
NS Package Number N08E

.118±.004
[3±0.1]
NOT INCLUDING MOLD FLASH
.006[0.15] MAX PER END

.118±.004
[3±0.1]
NOT INCLUDING
MOLD FLASH

.193±.006
[4.9±0.15]

PIN 1 IDENT

6X .0256
[0.65]

RECOMMENDED LAND PATTERN

(.189)
[4.8]

(8X .040)
[1.02]

(8X .016)
[0.41]

(6X .0256)
[0.65]

.043 MAX
[1.09]

(.034)
[0.86]

.004 [0.1] A

.002-.006
[0.06-0.15]
TYP

8X .012±.004
±.002
0-3°±0.05

.002 [0.051] B C

R.005 TYP
[0.13]

R.005 TYP
[0.13]

.007+.007 TYP
[0.18±0.05]

(.0375 TYP)
[0.953]

.021±.005
[0.53±0.12]
TYP

GAGE PLANE

.010
[0.25]

SEATING PLANE

0°-6° TYP

A

CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS

MUA08A (Rev F)

Order Number ADC08831IMM or ADC08832IMM
NS Package Number MUA08A

IMPORTANT NOTICE