# 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs <br> Check for Samples: ADS7950, ADS7951, ADS7952, ADS7953, ADS7954, ADS7955, ADS7956, ADS7957, ADS7958, ADS7959, ADS7960, ADS7961 

## FEATURES

- 1-MHz Sample Rate Serial Devices
- Product Family of 12/10/8-Bit Resolution
- Zero Latency
- 20-MHz Serial Interface
- Analog Supply Range: 2.7 to 5.25 V
- I/O Supply Range: 1.7 to 5.25V
- Two SW Selectable Unipolar, Input Ranges: 0 to 2.5 V and 0 to 5 V
- Auto and Manual Modes for Channel Selection
- 12,8,4-Channel Devices can Share 16 Channel Device Footprint
- Two Programmable Alarm Levels per Channel
- Four Individually Configurable GPIOs for TSSOP package devices. One GPIO for QFN devices
- Typical Power Dissipation: 14.5 mW (+VA = 5V, +VBD = 3V) at 1 MSPS
- Power-Down Current ( $1 \mu \mathrm{~A}$ )
- Input Bandwidth ( 47 MHz at 3dB)
- 38-,30-Pin TSSOP and 32-,24-Pin QFN Packages


## APPLICATIONS

- PLC / IPC
- Battery Powered Systems
- Medical Instrumentation
- Digital Power Supplies
- Touch Screen Controllers
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems


## DESCRIPTION

The ADS79XX is a 12/10/8-bit multichannel analog-to-digital converter family. The following table shows all twelve devices from this product family.
The devices include a capacitor based SAR A/D converter with inherent sample and hold.

The devices accept a wide analog supply range from 2.7 V to 5.25 V . Very low power consumption makes these devices suitable for battery-powered and isolated power supply applications.

A wide 1.7 V to 5.25 V I/O supply range facilitates a glue-less interface with the most commonly used CMOS digital hosts.

The serial interface is controlled by $\overline{\mathrm{CS}}$ and SCLK for easy connection with microprocessors and DSP.
The input signal is sampled with the falling edge of $\overline{\mathrm{CS}}$. It uses SCLK for conversion, serial data output, and reading serial data in. The devices allow auto sequencing of preselected channels or manual selection of a channel for the next conversion cycle.
There are two software selectable input ranges (0V2.5 V and $0 \mathrm{~V}-5 \mathrm{~V}$ ), four individually configurable GPIOs ( in case of TSSOP package devices), and two programmable alarm thresholds per channel. These features make the devices suitable for most data acquisition applications.

The devices offer an attractive power-down feature. This is extremely useful for power saving when the device is operated at lower conversion speeds.

The 16/12-channel devices from this family are available in a 38 -pin TSSOP and 32 pin QFN package and the 4/8-channel devices are available in a 30-pin TSSOP and 24 pin QFN packages.

## MICROPOWER MULTI-CHANNEL ADS79XX FAMILY

| NUMBER OF <br> CHANNELS | RESOLUTION |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{1 2}$ BIT | $\mathbf{1 0}$ BIT | $\mathbf{8}$ BIT |
| 16 | ADS7953 | ADS7957 | ADS7961 |
| 12 | ADS7952 | ADS7956 | ADS7960 |
| 8 | ADS7951 | ADS7955 | ADS7959 |
| 4 | ADS7950 | ADS7954 | ADS7958 |

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ADS79XX BLOCK DIAGRAM



NOTE: $n^{*}$ is number of channels ( $16,12,8$, or 4 ) depending on the device from the ADS79XX product family.
NOTE: 4 number of GPIO are available in TSSOP package devices only, QFN package devices offer only one GPIO.

ORDERING INFORMATION - 12-BIT

| MODEL | MAXIMUM INTEGRAL LINEARITY (LSB) | MAXIMUM DIFFERENTIAL LINEARITY (LSB) | NO MISSING CODES AT RESOLUTION (BIT) | NUMBER OF CHANNELS | PACKAGE TYPE | PACKAGE DESIGNATOR | TEMPERATURE RANGE | ORDERING INFORMATION | TRANSPORT MEDIA QTY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\pm 1$ | $\pm 1$ | 12 | 16 | 38 pin TSSOP | DBT | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | ADS7953SBDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7953SBDBTR | Reel, 2000 |
|  |  |  |  |  | 32 pin QFN | RHB |  | ADS7953SBRHBT | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7953SBRHBR | Reel, 3000 |
| ADS7952 SB |  |  |  | 12 | 38 pin TSSOP | DBT |  | ADS7952SBDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7952SBDBTR | Reel, 2000 |
|  |  |  |  |  | 32 pin QFN | RHB |  | ADS7952SBRHBT | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7952SBRHBR | Reel, 3000 |
| ADS7951 SB |  |  |  | 8 | 30 pin TSSOP | DBT |  | ADS7951SBDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7951SBDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7951SBRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7951SBRGER | Reel, 3000 |
| ADS7950 SB |  |  |  | 4 | 30 pin TSSOP | DBT |  | ADS7950SBDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7950SBDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7950SBRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7950SBRGER | Reel, 3000 |
| ADS7953 S | $\pm 1.5$ | $\pm 2$ | 11 | 16 | 38 pin TSSOP | DBT | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | ADS7953SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7953SDBTR | Reel, 2000 |
|  |  |  |  |  | 32 pin QFN | RHB |  | ADS7953SRHBT | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7953SRHBR | Reel, 3000 |
| ADS7952 S |  |  |  |  | 38 pin TSSOP |  |  | ADS7952SDBT | Tube, 50 |
|  |  |  |  |  | 38 pin TSSOP | DT |  | ADS7952SDBTR | Reel, 2000 |
|  |  |  |  |  | 32 pin OFN |  |  | ADS7952SRHBT | Tube, 250 |
|  |  |  |  |  | 32 pin Qf |  |  | ADS7952SRHBR | Reel, 3000 |
| ADS7951S |  |  |  | 8 | 30 pin TSSOP | DBT |  | ADS7951SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7951SDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7951SRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7951SRGER | Reel, 3000 |
| ADS7950 S |  |  |  | 4 | 30 pin TSSOP | DBT |  | ADS7950SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7950SDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7950SRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7950SRGER | Reel, 3000 |

ORDERING INFORMATION - 10-BIT

| MODEL | MAXIMUM INTEGRAL LINEARITY (LSB) | MAXIMUM DIFFERENTIAL LINEARITY (LSB) | NO MISSING CODES AT RESOLUTION (BIT) | NUMBER OF CHANNELS | PACKAGE TYPE | PACKAGE DESIGNATOR | TEMPERATURE RANGE | ORDERING INFORMATION | TRANSPORT MEDIA QTY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7957 S | $\pm 0.5$ | $\pm 0.5$ | 10 | 16 | 38 pin TSSOP | DBT | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | ADS7957SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7957SDBTR | Reel, 2000 |
|  |  |  |  |  | 32 pin QFN | RHB |  | ADS7957SRHBT | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7957SRHBR | Reel, 3000 |
| ADS7956 S |  |  |  |  | 38 pin TSSOP | DB |  | ADS7956SDBT | Tube, 50 |
|  |  |  |  |  | pin |  |  | ADS7956SDBTR | Reel, 2000 |
|  |  |  |  |  |  |  |  | ADS7956SRHBT | Tube, 250 |
|  |  |  |  |  | 32 pin QFN | RHB |  | ADS7956SRHBR | Reel, 3000 |
| ADS7955 S |  |  |  | 8 | 30 pin TSSOP | DBT |  | ADS7955SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7955SDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7955SRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7955SRGER | Reel, 3000 |
| ADS7954 S |  |  |  | 4 | 30 pin TSSOP | DBT |  | ADS7954SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7954SDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7954SRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7954SRGER | Reel, 3000 |

ORDERING INFORMATION - 8-BIT

| MODEL | MAXIMUM INTEGRAL LINEARITY (LSB) | MAXIMUM DIFFERENTIAL LINEARITY (LSB) | NO MISSING CODES AT RESOLUTION (BIT) | NUMBER OF CHANNELS | PACKAGE TYPE | PACKAGE DESIGNATOR | TEMPERATURE RANGE | ORDERING INFORMATION | TRANSPORT MEDIA QTY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7961 S | $\pm 0.3$ | $\pm 0.3$ | 8 | 16 | 38 pin TSSOP | DBT | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | ADS7961SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7961SDBTR | Reel, 2000 |
|  |  |  |  |  |  | RHB |  | ADS7961SRHBT | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7961SRHBR | Reel, 3000 |
| ADS7960 S |  |  |  | 12 | 38 pin TSSOP | DBT |  | ADS7960SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7960SDBTR | Reel, 2000 |
|  |  |  |  |  | 32 pin QFN | RHB |  | ADS7960SRHBT | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7960SRHBR | Reel, 3000 |
| ADS7959 S |  |  |  | 8 | 30 pin TSSOP | DBT |  | ADS7959SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7959SDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7959SRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7959SRGER | Reel, 3000 |
| ADS7958 S |  |  |  | 4 | 30 pin TSSOP | DBT |  | ADS7958SDBT | Tube, 50 |
|  |  |  |  |  |  |  |  | ADS7958SDBTR | Reel, 2000 |
|  |  |  |  |  | 24 pin QFN | RGE |  | ADS7958SRGET | Tube, 250 |
|  |  |  |  |  |  |  |  | ADS7958SRGER | Reel, 3000 |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

|  | VALUE | UNIT |
| :--- | :---: | :---: |
| AINP or CHn to AGND | -0.3 to + VA +0.3 | V |
| + VA to AGND, + VBD to BDGND | -0.3 to +7.0 | V |
| Digital input voltage to BDGND | -0.3 to $(7.0)$ | V |
| Digital output to BDGND | -0.3 to $(+\mathrm{VA}+0.3)$ | V |
| Operating temperature range | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature (TJ Max) | $\left(\mathrm{T}_{J}\right.$ Max- $\left.-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ | 100.6 |
| Power dissipation | 34 |  |
| $\theta_{\text {JA }}$ thermal impedance, DBT Package |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ thermal impedance, RHB Package |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ thermal impedance, RGE Package |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| DBT packaged versions of ADS79XX family devices are rated for MSL2 260 <br> the JSTD-020 specifications and the RGE and RHB packaged versions of ADS79XX <br> family devices are rated for MSL3 260C per JSTD-020 specifications |  |  |

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53

$+\mathrm{VA}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V},+\mathrm{VBD}=1.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{f}_{\text {sample }}=1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |  |
| Full-scale input span ${ }^{(1)}$ | Range 1 | 0 |  | Vref | V |
|  | Range 2 while 2 Vref $\leq+$ VA | 0 |  | 2*Vref |  |
| Absolute input range | Range 1 | -0.20 |  | $\begin{aligned} & \text { VREF } \\ & +0.20 \end{aligned}$ | V |
|  | Range 2 while 2 Vref $\leq+$ VA | -0.20 |  | $\begin{aligned} & \text { 2*VREF } \\ & +0.20 \end{aligned}$ |  |
| Input capacitance |  |  | 15 |  | pF |
| Input leakage current | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 61 |  | nA |
| SYSTEM PERFORMANCE |  |  |  |  |  |
| Resolution |  |  | 12 |  | Bits |
| No missing codes | ADS795XSB ${ }^{(2)}$ | 12 |  |  | Bits |
|  | ADS795XS ${ }^{(2)}$ | 11 |  |  |  |
| Integral linearity | ADS795XSB ${ }^{(2)}$ | -1 | $\pm 0.5$ | 1 | $\mathrm{LSB}^{(3)}$ |
|  | ADS795XS ${ }^{(2)}$ | -1.5 | $\pm 0.75$ | 1.5 |  |
| Differential linearity | ADS795XSB ${ }^{(2)}$ | -1 | $\pm 0.5$ | 1 | LSB |
|  | ADS795XS ${ }^{(2)}$ | -2 | $\pm 0.75$ | 1.5 |  |
| Offset error ${ }^{(4)}$ |  | -3.5 | $\pm 1.1$ | 3.5 | LSB |
| Gain error | Range 1 | -2 | $\pm 0.2$ | 2 | LSB |
|  | Range 2 |  | $\pm 0.2$ |  |  |
| Total unadjusted error (TUE) |  |  | $\pm 2$ |  | LSB |
| SAMPLING DYNAMICS |  |  |  |  |  |
| Conversion time | 20 MHz sclk |  |  | 800 | nSec |
| Acquisition time |  | 325 |  |  | nSec |
| Maximum throughput rate | 20 MHz sclk |  |  | 1.0 | MHz |
| Aperture delay |  |  | 5 |  | nsec |
| Step response |  |  | 150 |  | nsec |
| Over voltage recovery |  |  | 150 |  | nsec |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| Total harmonic distortion ${ }^{(5)}$ | 100 kHz |  | -82 |  | dB |
| Signal-to-noise ratio | 100 kHz , ADS795XSB ${ }^{(2)}$ | 70 | 71.7 |  | dB |
|  | 100 kHz , ADS795XS ${ }^{(2)}$ | 70 | 71.7 |  |  |
| Signal-to-noise + distortion | 100 kHz , ADS795XSB ${ }^{(2)}$ | 69 | 71.3 |  | dB |
|  | 100 kHz , ADS795XS ${ }^{(2)}$ | 68 | 71.3 |  |  |
| Spurious free dynamic range | 100 kHz |  | 84 |  | dB |
| Small signal bandwidth | At -3 dB |  | 47 |  | MHz |
| Channel-to-channel crosstalk | Any off-channel with 100 kHz , Full-scale input to channel being sampled with DC input (isolation crosstalk). |  | -95 |  | dB |
|  | From previously sampled to channel with 100 kHz , Full-scale input to channel being sampled with DC input (memory crosstalk). |  | -85 |  |  |

## EXTERNAL REFERENCE INPUT

(1) Ideal input span; does not include gain or offset error.
(2) ADS795X, where $X$ indicates $0,1,2$, or 3
(3) LSB means Least Significant Bit.
(4) Measured relative to an ideal full-scale input
(5) Calculated on the first nine harmonics of the input frequency.

SLAS605A -JUNE 2008-REVISED JANUARY 2010
www.ti.com

## ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53 (continued)

$+\mathrm{VA}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V},+\mathrm{VBD}=1.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{f}_{\text {sample }}=1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | ---: | ---: | ---: | ---: | ---: |
| $V_{\text {ref }}$ reference voltage at REFP ${ }^{(6)}$ |  | 2.0 | 2.5 | 3.0 | V |
| Reference resistance |  |  | 100 |  | $\mathrm{k} \Omega$ |

## ALARM SETTING

| Higher threshold range |  | 0 | FFC |
| :--- | :--- | :--- | :--- |
| Lower threshold range |  | 0 | FFC |
| Hex |  |  |  |

DIGITAL INPUT/OUTPUT

| Logic family |  | CMOS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logic level | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7^{*}$ (+VBD) | 0.8 | V |
|  | $\mathrm{V}_{\text {IL }}$ | $+\mathrm{VBD}=5 \mathrm{~V}$ |  |  |  |
|  | $\mathrm{V}_{\text {IL }}$ | +VBD $=3 \mathrm{~V}$ |  | 0.4 |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | At $\mathrm{I}_{\text {source }}=200 \mu \mathrm{~A}$ | Vdd-0.2 |  |  |
|  | $\mathrm{V}_{\mathrm{OL}}$ | At $\mathrm{I}_{\text {sink }}=200 \mu \mathrm{~A}$ | 0.4 |  |  |
| Data format MSB first |  |  | MSB First |  |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |
| +VA supply voltage |  |  | 2.7 3.3 | 5.25 | V |
| +VBD supply voltage |  |  | 1.73 .3 | 5.25 | V |
| Supply current (normal mode) |  | $\mathrm{At}+\mathrm{VA}=2.7$ to 3.6 V and 1 MHz throughput | 1.8 |  | mA |
|  |  | At $+\mathrm{VA}=2.7$ to 3.6 V static state | 1.05 |  | mA |
|  |  | $\mathrm{At}+\mathrm{VA}=4.7$ to 5.25 V and 1 MHz throughput | 2.3 | 3 | mA |
|  |  | $\mathrm{At}+\mathrm{VA}=4.7$ to 5.25 V static state | 1.1 | 1.5 | mA |
| Power-down state supply current |  |  | 1 |  | $\mu \mathrm{A}$ |
| +VBD supply current |  | $+\mathrm{VA}=5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{s}}=1 \mathrm{MHz}$ | 1 |  | mA |
| Power-up time |  |  |  | 1 | $\mu \mathrm{Sec}$ |
| Invalid conversions after power up or reset |  |  |  | 1 | Number <br> s |

TEMPERATURE RANGE
Specified performance
(6) Device is designed to operate over $\mathrm{V}_{\text {ref }}=2.0 \mathrm{~V}$ to 3.0 V . However one can expect lower noise performance at $\mathrm{V}_{\text {ref }}<2.4 \mathrm{~V}$. This is due to SNR degradation resulting from lowered signal range.

## ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57

$+\mathrm{VA}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V},+\mathrm{VBD}=1.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{f}_{\text {sample }}=1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |
| Full-scale input span ${ }^{(1)}$ | Range 1 | 0 | Vref | V |
|  | Range 2 while 2Vref $\leq+$ VA | 0 | 2*Vref |  |
| Absolute input range | Range 1 | -0.20 | $\begin{aligned} & \hline \text { VREF } \\ & +0.20 \end{aligned}$ | V |
|  | Range 2 while 2 V ref $\leq+\mathrm{VA}$ | -0.20 | $\begin{array}{r} 2^{*} \text { VREF } \\ +0.20 \end{array}$ |  |
| Input capacitance |  |  | 15 | ¢F |
| Input leakage current | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 61 | nA |
| SYSTEM PERFORMANCE |  |  |  |  |
| Resolution |  |  | 10 | Bits |
| No missing codes |  | 10 |  | Bits |

(1) Ideal input span; does not include gain or offset error.

6 Submit Documentation Feedback

## ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 (continued)

$+\mathrm{VA}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V},+\mathrm{VBD}=1.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{f}_{\text {sample }}=1 \mathrm{MHz}$ (unless otherwise noted)

(2) LSB means Least Significant Bit.
(3) Measured relative to an ideal full-scale input
(4) Calculated on the first nine harmonics of the input frequency.

SLAS605A -JUNE 2008-REVISED JANUARY 2010

## ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 (continued)

$+\mathrm{VA}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V},+\mathrm{VBD}=1.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{f}_{\text {sample }}=1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power-down state supply current |  |  | 1 |  | $\mu \mathrm{A}$ |
| +VBD supply current | $+\mathrm{VA}=5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{s}}=1 \mathrm{MHz}$ |  | 1 |  | mA |
| Power-up time |  |  |  | 1 | $\mu \mathrm{Sec}$ |
| Invalid conversions after power up or reset |  |  |  | 1 | Numbers |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specified performance |  | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61

$+\mathrm{VA}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V},+\mathrm{VBD}=1.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{f}_{\text {sample }}=1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |
| Full-scale input span ${ }^{(1)}$ | Range 1 | 0 | Vref | V |
|  | Range 2 while 2Vref $\leq+$ VA | 0 | 2*Vref |  |
| Absolute input range | Range 1 | -0.20 | $\begin{aligned} & \text { VREF } \\ & +0.20 \end{aligned}$ | V |
|  | Range 2 while 2 Vref $\leq+\mathrm{VA}$ | -0.20 | $\begin{gathered} 2^{*} \text { VREF } \\ +0.20 \end{gathered}$ |  |
| Input capacitance |  |  | 15 | pF |
| Input leakage current | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 61 | nA |
| SYSTEM PERFORMANCE |  |  |  |  |
| Resolution |  |  | 8 | Bits |
| No missing codes |  | 8 |  | Bits |
| Integral linearity |  | -0.3 | $\pm 0.1 \quad 0.3$ | $\mathrm{LSB}^{(2)}$ |
| Differential linearity |  | -0.3 | $\pm 0.10 .3$ | LSB |
| Offset error ${ }^{(3)}$ |  | -0.5 | $\pm 0.20 .5$ | LSB |
| Gain error | Range 1 | -0.6 | $\pm 0.10 .6$ | LSB |
|  | Range 2 |  | $\pm 0.1$ |  |
| SAMPLING DYNAMICS |  |  |  |  |
| Conversion time | 20 MHz SCLK |  | 800 | nSec |
| Acquisition time |  | 325 |  | nSec |
| Maximum throughput rate | 20 MHz SCLK |  | 1.0 | MHz |
| Aperture delay |  |  | 5 | nsec |
| Step response |  |  | 150 | nsec |
| Over voltage recovery |  |  | 150 | nsec |
| DYNAMIC CHARACTERISTICS |  |  |  |  |
| Total harmonic distortion ${ }^{(4)}$ | 100 kHz |  | -75 | dB |
| Signal-to-noise ratio | 100 kHz | 49 |  | dB |
| Signal-to-noise + distortion | 100 kHz | 49 |  |  |
| Spurious free dynamic range | 100 kHz |  | -78 | dB |
| Full power bandwidth | At -3 dB |  | 47 | MHz |

(1) Ideal input span; does not include gain or offset error.
(2) LSB means Least Significant Bit.
(3) Measured relative to an ideal full-scale input
(4) Calculated on the first nine harmonics of the input frequency.

## ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61 (continued)

$+\mathrm{VA}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V},+\mathrm{VBD}=1.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{f}_{\text {sample }}=1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Channel-to-channel crosstalk |  | Any off-channel with 100 kHz , Full-scale input to channel being sampled with DC input. |  | -95 |  | dB |
|  |  | From previously sampled to channel with 100 kHz , Full-scale input to channel being sampled with DC input. |  | -85 |  |  |
| ETERNAL REFERENCE INPUT |  |  |  |  |  |  |
| Vref reference voltage at REFP |  |  | 2.0 | 2.5 | 3.0 | V |
| Reference resistance |  |  |  | 100 |  | k $\Omega$ |
| ALARM SETTING |  |  |  |  |  |  |
| Higher threshold range |  |  | 000 |  | FF | Hex |
| Lower threshold range |  |  | 000 |  | FF | Hex |
| DIGITAL INPUT/OUTPUT |  |  |  |  |  |  |
| Logic family |  | CMOS |  |  |  |  |
| Logic level | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7^{*}(+\mathrm{VBD})$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{IL}}$ | $+\mathrm{VBD}=5 \mathrm{~V}$ | 0.8 |  |  |  |
|  | $\mathrm{V}_{\text {IL }}$ | $+\mathrm{VBD}=3 \mathrm{~V}$ | 0.4 |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | At $\mathrm{I}_{\text {source }}=200 \mu \mathrm{~A}$ | Vdd-0.2 |  |  |  |
|  | $\mathrm{V}_{\text {OL }}$ | At $\mathrm{I}_{\text {sink }}=200 \mu \mathrm{~A}$ | 0.4 |  |  |  |
| Data format |  |  | MSB First |  |  |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |
| +VA supply voltage |  |  | 2.7 | 3.3 | 5.25 | V |
| +VBD supply voltage |  |  | 1.7 | 3.3 | 5.25 | V |
| Supply current (normal mode) |  | $\mathrm{At}+\mathrm{VA}=2.7$ to 3.6 V and 1 MHz throughput |  | 1.8 |  | mA |
|  |  | At $+\mathrm{VA}=2.7$ to 3.6 V static state |  | 1.05 |  | mA |
|  |  | $\mathrm{At}+\mathrm{VA}=4.7$ to 5.25 V and 1 MHz throughput |  | 2.3 | 3 | mA |
|  |  | At $+\mathrm{VA}=4.7$ to 5.25 V static state |  | 1.1 | 1.5 | mA |
| Power-down state supply current |  |  |  | 1 |  | $\mu \mathrm{A}$ |
| +VBD supply current |  | $+\mathrm{VA}=5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{s}}=1 \mathrm{MHz}$ |  | 1 |  | mA |
| Power-up time |  |  |  |  | 1 | $\mu \mathrm{Sec}$ |
| Invalid conversions after power up or reset |  |  |  |  | 1 | Numbers |
| TEMPERATURE RANGE |  |  |  |  |  |  |
| Specified performance |  |  | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

TIMING REQUIREMENTS (see Figure 45, Figure 46, Figure 47, and Figure 48)
All specifications typical at $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C},+\mathrm{VA}=2.7 \mathrm{~V}$ to 5.25 V (unless otherwise specified)

|  | PARAMETER | TEST CONDITIONS ${ }^{(1)(2)}$ | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {conv }}$ | Conversion time | $+\mathrm{VBD}=1.8 \mathrm{~V}$ |  | 16 | SCLK |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ |  | 16 |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ |  | 16 |  |
| $\mathrm{t}_{\text {q }}$ | Minimum quiet sampling time needed from bus 3 -state to start of next conversion | $+\mathrm{VBD}=1.8 \mathrm{~V}$ | 40 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 40 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 40 |  |  |

(1) 1.8 V specifications apply from 1.7 V to $1.9 \mathrm{~V}, 3 \mathrm{~V}$ specifications apply from 2.7 V to $3.6 \mathrm{~V}, 5 \mathrm{~V}$ specifications apply from 4.75 V to 5.25 V .
(2) With $50-\mathrm{pF}$ load

TIMING REQUIREMENTS (see Figure 45, Figure 46, Figure 47, and Figure 48) (continued)
All specifications typical at $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C},+\mathrm{VA}=2.7 \mathrm{~V}$ to 5.25 V (unless otherwise specified)

|  | PARAMETER | TEST CONDITIONS ${ }^{(1)}{ }^{(2)}$ | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d} 1}$ | Delay time, $\overline{C S}$ low to first data (DO-15) out | +VBD $=1.8 \mathrm{~V}$ |  | 38 | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ |  | 27 |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ |  | 17 |  |
| $\mathrm{t}_{\text {su }} 1$ | Setup time, $\overline{\mathrm{CS}}$ low to first rising edge of SCLK | +VBD $=1.8 \mathrm{~V}$ | 8 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 6 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 4 |  |  |
| $\mathrm{t}_{\mathrm{d} 2}$ | Delay time, SCLK falling to SDO next data bit valid | $+\mathrm{VBD}=1.8 \mathrm{~V}$ |  | 35 | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ |  | 27 |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ |  | 17 |  |
| $t_{\text {h } 1}$ | Hold time, SCLK falling to SDO data bit valid | +VBD $=1.8 \mathrm{~V}$ | 7 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 5 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 3 |  |  |
| $\mathrm{t}_{\mathrm{d} 3}$ | Delay time, $16^{\text {th }}$ SCLK falling edge to SDO 3-state | +VBD $=1.8 \mathrm{~V}$ |  | 26 | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ |  | 22 |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ |  | 13 |  |
| $\mathrm{t}_{\text {su2 }}$ | Setup time, SDI valid to rising edge of SCLK | $+\mathrm{VBD}=1.8 \mathrm{~V}$ | 2 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 3 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 4 |  |  |
| $\mathrm{t}_{\mathrm{h} 2}$ | Hold time, rising edge of SCLK to SDI valid | +VBD $=1.8 \mathrm{~V}$ | 12 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 10 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 6 |  |  |
| $\mathrm{t}_{\mathrm{w} 1}$ | Pulse duration $\overline{\mathrm{CS}}$ high | $+\mathrm{VBD}=1.8 \mathrm{~V}$ | 20 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 20 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 20 |  |  |
| $\mathrm{t}_{\mathrm{d} 4}$ | Delay time $\overline{\mathrm{CS}}$ high to SDO 3-state | $+\mathrm{VBD}=1.8 \mathrm{~V}$ |  | 24 | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ |  | 21 |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ |  | 12 |  |
| $\mathrm{t}_{\mathrm{wh}}$ | Pulse duration SCLK high | +VBD $=1.8 \mathrm{~V}$ | 20 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 20 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 20 |  |  |
| $\mathrm{t}_{\mathrm{wl}}$ | Pulse duration SCLK low | $+\mathrm{VBD}=1.8 \mathrm{~V}$ | 20 |  | ns |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ | 20 |  |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ | 20 |  |  |
| Frequency SCLK |  | $+\mathrm{VBD}=1.8 \mathrm{~V}$ |  | 20 | MHz |
|  |  | $+\mathrm{VBD}=3 \mathrm{~V}$ |  | 20 |  |
|  |  | $+\mathrm{VBD}=5 \mathrm{~V}$ |  | 20 |  |

## DEVICE INFORMATION

## PIN CONFIGURATION (TOP VIEW)




TERMINAL FUNCTIONS - TSSOP PACKAGES

| DEVICE NAME |  |  |  | PIN NAME | I/O | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7953 ADS7957 ADS7961 | ADS7952 <br> ADS7956 <br> ADS7960 | ADS7951 <br> ADS7955 <br> ADS7959 | ADS7950 ADS7954 ADS7958 |  |  |  |
| PIN NO. |  |  |  |  |  |  |
| REFERENCE |  |  |  |  |  |  |
| 4 | 4 | 4 | 4 | REFP | 1 | Reference input |
| 3 | 3 | 3 | 3 | REFM | 1 | Reference ground |

TERMINAL FUNCTIONS - TSSOP PACKAGES (continued)

| DEVICE NAME |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADS7953 | ADS7952 | ADS7951 | ADS7950 |  |  |
| ADS7957 | ADS7956 | ADS7955 | ADS7954 | PIN NAME | I/O |
| ADS7961 | ADS7960 | ADS7959 | ADS7958 |  | FUNCTION |
| PIN NO. |  |  |  |  |  |

## ADC ANALOG INPUT

| 8 | 8 | 8 | 8 | AINP | । | Signal input to ADC |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 9 | 9 | 9 | 9 | AINM | । | ADC input ground |

## MULTIPLEXER

| 7 | 7 | 7 | 7 | MXO | O | Multiplexer output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28 | 28 | 20 | 20 | Ch0 | I | Analog channels for multiplexer |
| 27 | 27 | 19 | 18 | Ch1 | I |  |
| 26 | 26 | 18 | 14 | Ch2 | I |  |
| 25 | 25 | 17 | 12 | Ch3 | I |  |
| 24 | 24 | 14 | - | Ch4 | I |  |
| 23 | 23 | 13 | - | Ch5 | I |  |
| 22 | 22 | 12 | - | Ch6 | I |  |
| 21 | 21 | 11 | - | Ch7 | I |  |
| 18 | 18 | - | - | Ch8 | I |  |
| 17 | 17 | - | - | Ch9 | I |  |
| 16 | 16 | - | - | Ch10 | I |  |
| 15 | 15 | - | - | Ch11 | I |  |
| 14 | - | - | - | Ch12 | I |  |
| 13 | - | - | - | Ch13 | I |  |
| 12 | - | - | - | Ch14 | I |  |
| 11 | - | - | Ch15 | I |  |  |

## DIGITAL CONTROL SIGNALS

| 31 | 31 | 23 | 23 | $\overline{\text { CS }}$ | । | Chip select input |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- |
| 32 | 32 | 24 | 24 | SCLK | । | Serial clock input |
| 33 | 33 | 25 | 25 | SDI | । | Serial data input |
| 34 | 34 | 26 | 26 | SDO | O | Serial data output |

GENERAL PURPOSE INPUTS / OUTPUTS: These pins have programmable dual functionality. Refer to Table 8 for functionality programming

| 37 | 37 | 29 | 29 | GPIOO | 1/O | General purpose input or output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | High alarm or High/Low alarm | O | Active high output indicating high alarm or high/low alarm depending on programming |
| 38 | 38 | 30 | 30 | GPIO1 | 1/O | General purpose input or output |
|  |  |  |  | Low alarm | O | Active high output indicating low alarm |
| 1 | 1 | 1 | 1 | GPIO2 | 1/O | General purpose input or output |
|  |  |  |  | Range | 1 | Selects range: High -> Range 2 / Low -> Range 1 |
| 2 | 2 | 2 | 2 | GPIO3 | 1/O | General purpose input or output |
|  |  |  |  | $\overline{\mathrm{PD}}$ | 1 | Active low power down input |
| POWER SUPPLY AND GROUND |  |  |  |  |  |  |
| 5,29 | 5,29 | 5, 21 | 5, 21 | +VA | - | Analog power supply |
| $\begin{gathered} 6,10,19, \\ 20,30 \end{gathered}$ | $\begin{gathered} 6,10,19 \\ 20,30 \end{gathered}$ | 6, 10, 22 | 6, 10, 22 | AGND | - | Analog ground |
| 36 | 36 | 28 | 28 | +VBD | - | Digital I/O supply |
| 35 | 35 | 27 | 27 | BDGND | - | Digital ground |
| NC PINS |  |  |  |  |  |  |

TERMINAL FUNCTIONS - TSSOP PACKAGES (continued)

| DEVICE NAME |  |  |  | PIN NAME | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7953 ADS7957 ADS7961 | ADS7952 <br> ADS7956 <br> ADS7960 | ADS7951 ADS7955 ADS7959 | ADS7950 ADS7954 ADS7958 |  |  |  |
| PIN NO. |  |  |  |  |  |  |
| - | $\begin{gathered} 11,12,13, \\ 14 \end{gathered}$ | 15, 16 | $\begin{aligned} & 11,13,15, \\ & 16,17,19 \\ & \hline \end{aligned}$ | - | - | Pins internally not connected, do not float these pins |

## TERMINAL FUNCTIONS - QFN PACKAGES

| DEVICE NAME |  |  |  | PIN NAME | I/O | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7953 ADS7957 ADS7961 | ADS7952 <br> ADS7956 <br> ADS7960 | ADS7951 <br> ADS7955 <br> ADS7959 | ADS7950 <br> ADS7954 <br> ADS7958 |  |  |  |
| PIN NO. |  |  |  |  |  |  |
| REFERENCE |  |  |  |  |  |  |
| 31 | 31 | 24 | 24 | REFP | 1 | Reference input |
| 30 | 30 | 23 | 23 | REFM | 1 | Reference ground |
| ADC ANALOG INPUT |  |  |  |  |  |  |
| 3 | 3 | 4 | 4 | AINP | 1 | Signal input to ADC |
| 4 | 4 | 5 | 5 | AINM | 1 | ADC input ground |
| MULTIPLEXER |  |  |  |  |  |  |
| 2 | 2 | 3 | 3 | MXO | O | Multiplexer output |
| 20 | 18 | 13 | 11 | Ch0 | 1 | Analog-input channels for multiplexer |
| 19 | 17 | 12 | 10 | Ch1 | 1 |  |
| 18 | 16 | 11 | 9 | Ch2 | I |  |
| 17 | 15 | 10 | 8 | Ch3 | 1 |  |
| 16 | 14 | 9 | - | Ch4 | 1 |  |
| 15 | 13 | 8 | - | Ch5 | I |  |
| 14 | 12 | 7 | - | Ch6 | I |  |
| 13 | 11 | 6 | - | Ch7 | I |  |
| 12 | 10 | - | - | Ch8 | 1 |  |
| 11 | 9 | - | - | Ch9 | 1 |  |
| 10 | 8 | - | - | Ch10 | 1 |  |
| 9 | 7 | - | - | Ch11 | 1 |  |
| 8 | - | - | - | Ch12 | 1 |  |
| 7 | - | - | - | Ch13 | 1 |  |
| 6 | - | - | - | Ch14 | 1 |  |
| 5 | - | - | - | Ch15 | 1 |  |

DIGITAL CONTROL SIGNALS

| 23 | 23 | 16 | 16 | $\overline{\text { CS }}$ | । | Chip select input |
| :--- | :--- | :--- | :--- | :---: | :---: | :--- |
| 24 | 24 | 17 | 17 | SCLK | । | Serial clock input |
| 25 | 25 | 18 | 18 | SDI | । | Serial data input |
| 26 | 26 | 19 | 19 | SDO | O | Serial data output |

GENERAL PURPOSE INPUT / OUTPUT: This pin has programmable dual functionality. Refer to Table 8 for functionality programming

| 29 | 29 | 22 | 22 | GPIOO | I/O | General purpose input or output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | High alarm or High/Low alarm | O | Active high output indicating high alarm or high/low alarm depending on programming |
| POWER SUPPLY AND GROUND |  |  |  |  |  |  |
| 21, 32 | 21, 32 | 1, 14 | 1, 14 | +VA | - | Analog power supply |

TERMINAL FUNCTIONS - QFN PACKAGES (continued)

| DEVICE NAME |  |  |  | PIN NAME | 1/O | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7953 <br> ADS7957 <br> ADS7961 | ADS7952 <br> ADS7956 <br> ADS7960 | $\begin{aligned} & \text { ADS7951 } \\ & \text { ADS7955 } \\ & \text { ADS7959 } \end{aligned}$ | ADS7950 ADS7954 ADS7958 |  |  |  |
| PIN NO. |  |  |  |  |  |  |
| 1, 22 | 1, 22 | 2, 15 | 2, 15 | AGND | - | Analog ground |
| 28 | 28 | 21 | 21 | +VBD | - | Digital I/O supply |
| 27 | 27 | 20 | 20 | BDGND | - | Digital ground |
| NC PINS |  |  |  |  |  |  |
| - | $\begin{gathered} 5,6,19 \\ 20 \end{gathered}$ | - | 6, 7, 12, 13 | - | - | Pins internally not connected, do not float these pins |

TYPICAL CHARATERISTICS (all ADS79XX Family Devices)


Figure 1.


Figure 4.

STATIC SUPPLY CURRENT
SUPPLY VOLTAGE


Figure 2.
SUPPLY CURRENT
vs
SAMPLE RATE


Figure 5. SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE


Figure 3.


Figure 6.

## TYPICAL CHARACTERISTICS (12-Bit Devices Only)

Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves


Figure 7.

## INTEGRAL NONLINEARITY vS <br> FREE-AIR TEMPERATURE



Figure 10.

GAIN ERROR
vs
SUPPLY VOLTAGE


Figure 13.

INTEGRAL NONLINEARITY
vs
SUPPLY VOLTAGE


Figure 8.

OFFSET ERROR
vs
SUPPLY VOLTAGE


Figure 11.

GAIN ERROR
vs
INTERFACE SUPPLY VOLTAGE


Figure 14.

DIFFERENTIAL NONLINEARITY
vs
FREE-AIR TEMPERATURE


Figure 9.

OFFSET ERROR
vs INTERFACE SUPPLY VOLTAGE


Figure 12.

OFFSET ERROR
vs
FREE-AIR TEMPERATURE


Figure 15.

## TYPICAL CHARACTERISTICS (12-Bit Devices Only) (continued)

Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves


Figure 16.


Figure 19

## SIGNAL-TO-NOISE + DISTORTION

 FREE-AIR TEMPERATURE

Figure 22.

SIGNAL-TO-NOISE RATIO
SUPPLY VS VOLTAGE


Figure 17.
SPURIOUS FREE DYNAMIC RANGE vs
SUPPLY VOLTAGE


Figure 20.
TOTAL HARMONIC DISTORTION FREE-AIR TEMPERATURE


Figure 23.

SIGNAL-TO-NOISE + DISTORTION SUPPLY VOLTAGE


Figure 18.

SIGNAL-TO-NOISE RATIO vs
FREE-AIR TEMPERATURE


Figure 21.
SPURIOUS FREE DYNAMIC RANGE FREE-AIR TEMPERATURE


Figure 24.

## TYPICAL CHARACTERISTICS (12-Bit Devices Only) (continued)

Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves


## TYPICAL CHARACTERISTICS (12-Bit Devices Only) (continued)

Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves SPURIOUS FREE DYNAMIC RANGE

INPUT FREQUENCY
(Across Different Source Resistance Values)


Figure 31.

## OFFSET ERROR VARIATION ACROSS

CHANNELS


Figure 34.

DIFFERENTIAL NONLINEARITY VARIATION ACROSS CHANNELS


Figure 32.

GAIN ERROR VARIATION ACROSS
CHANNELS


Figure 35.

INTEGRAL NONLINEARITY VARIATION ACROSS CHANNELS


Figure 33.
SIGNAL-TO-NOISE RATIO VARIATION ACROSS CHANNELS


Figure 36.

TYPICAL CHARACTERISTICS (12-Bit Devices Only) (continued)
Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves

$$
\begin{aligned}
& \text { SIGNAL-TO-NOISE + DISTORTION } \\
& \text { VARIATION ACROSS CHANNELS }
\end{aligned}
$$



Figure 37.


Figure 40.

CROSSTALK
INPUT FREQUENCY


Figure 38.

INPUT LEAKAGE CURRENT
vs
FREE-AIR TEMPERATURE


Figure 39.

TOTAL UNADJUSTED ERROR (TUE Min)


Figure 41.

TYPICAL CHARACTERISTICS (12-Bit Devices Only)


Figure 42.


Figure 43.


Figure 44.

## DETAILED DESCRIPTION

## DEVICE OPERATION

The ADS7950 to ADS7961 are 12/10/8-bit multichannel devices. Figure 45, Figure 46, Figure 47, and Figure 48 show device operation timing. Device operation is controlled with CS, SCLK, and SDI. The device outputs its data on SDO.


Figure 45. Device Operation Timing Diagram
Each frame begins with the falling edge of $\overline{\mathrm{CS}}$. With the falling edge of $\overline{\mathrm{CS}}$, the input signal from the selected channel is sampled, and the conversion process is initiated. The device outputs data while the conversion is in progress. The 16 -bit data word contains a 4 -bit channel address, followed by a 12 -bit conversion result in MSB first format. There is an option to read the GPIO status instead of the channel address. (Refer to Table 1, Table 2, and Table 5 for more details.)
The device selects a new multiplexer channel on the second SCLK falling edge. The acquisition phase starts on the fourteenth SCLK rising edge. On the next $\overline{\mathrm{CS}}$ falling edge the acquisition phase will end, and the device starts a new frame.

The TSSOP packaged device has four General Purpose IO (GPIO) pins, QFN versions have only one GPIO. These four pins can be individually programmed as GPO or GPI. It is also possible to use them for preassigned functions, refer to Table 10. GPO data can be written into the device through the SDI line. The device refreshes the GPO data on the $\overline{C S}$ falling edge as per the SDI data written in previous frame.
Similarly the device latches GPI status on the $\overline{\mathrm{CS}}$ falling edge and outputs the GPI data on the SDO line (if GPI read is enabled by writing DIO4=1 in the previous frame) in the same frame starting with the $\overline{\mathrm{CS}}$ falling edge.


Figure 46. Serial Interface Timing Diagram for 12-Bit Devices (ADS7950/51/52/53)


Figure 47. Serial Interface Timing Diagram for 10-Bit Devices (ADS7954/55/56/57)


Figure 48. Serial Interface Timing Diagram for 8-Bit Devices (ADS7958/59/60/61)
The falling edge of $\overline{\mathrm{CS}}$ clocks out DO-15 (first bit of the four bit channel address), and remaining address bits are clocked out on every falling edge of SCLK until the third falling edge. The conversion result MSB is clocked out on the 4th SCLK falling edge and LSB on the 15th/13th/11th falling edge respectively for 12/10/8-bit devices. On the 16 th falling edge of SCLK, SDO goes to the 3 -state condition. The conversion ends on the 16 th falling edge of SCLK.

The device reads a sixteen bit word on the SDI pin while it outputs the data on the SDO pin. SDI data is latched on every rising edge of SCLK starting with the 1st clock as shown in Figure 46, Figure 47, and Figure 48.
$\overline{\mathrm{CS}}$ can be asserted (pulled high) only after 16 clocks have elapsed.

The device has two (high and low) programmable alarm thresholds per channel. If the input crosses these limits; the device flags out an alarm on GPIO0/GPIO1 depending on the GPIO program register settings (refer to Table 10). The alarm is asserted (under the alarm conditions) on the 12th falling edge of SCLK in the same frame when a data conversion is in progress. The alarm output is reset on the 10th falling edge of SCLK in the next frame.
The device offers a power-down feature to save power when not in use. There are two ways to powerdown the device. It can be powered down by writing DIO5 = 1 in the mode control register (refer to Table 1, Table 2, and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO in the case of the TSSOP packaged devices. GPIO3 can act as the PD input (refer to Table 10, to assign this functionality to GPIO3). This is an asynchronous and active low input. The device powers down instantaneously after GPIO3 $(\overline{\mathrm{PD}})=0$. The device will power up again on the $\overline{\mathrm{CS}}$ falling edge with DIO5 $=0$ in the mode control register and GPIO3 $(\overline{\mathrm{PD}})=1$.

## CHANNEL SEQUENCING MODES

There are three modes for channel sequencing, namely Manual mode, Auto-1 mode, Auto-2 mode. Mode selection is done by writing into the control register (refer to Table 1, Table 2, and Table 5). A new multiplexer channel is selected on the second falling edge of SCLK (as shown in Figure 45) in all three modes.
Manual mode: When configured to operate in Manual mode, the next channel to be selected is programmed in each frame and the device selects the programmed channel in the next frame. On powerup or after reset the default channel is 'Channel-0' and the device is in Manual mode.
Auto-1 mode: In this mode the device scans pre-programmed channels in ascending order. A new multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming the channel sequence. Table 3 and Table 4 show Auto-1 'program register' settings.
Once programmed the device retains 'program register' settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter the Auto-1 mode any number of times without disturbing 'program register' settings.
The Auto-1 program register is reset to FFFF/FFF/FF/F hex for the 16/12/8/4 channel devices respectively upon device powerup or reset; implying the device scans all channels in ascending order.
Auto-2 mode: In this mode the user can configure the program register to select the last channel in the scan sequence. The device scans all channels from channel 0 up to and including the last channel in ascending order. The multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming of the last channel in the sequence (multiplexer depth). Table 6 lists the 'Auto-2 prog' register settings for selection of the last channel in the sequence.

Once programmed the device retains program register settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter Auto-2 mode any number of times, without disturbing the 'program register' settings.
On powerup or reset the bits D9-D6 of the Auto-2 program register are reset to $\mathrm{F} / \mathrm{B} / 7 / 3$ hex for the $16 / 12 / 8 / 4$ channel devices respectively; implying the device scans all channels in ascending order.

## DEVICE PROGRAMMING AND MODE CONTROL

The following section describes device programming and mode control. These devices feature two types of registers to configure and operate the devices in different modes. These registers are referred as 'Configuration Registers'. There are two types of 'Configuration Registers' namely 'Mode control registers' and 'Program registers'.

## Mode Control Register

A 'Mode control register' is configured to operate the device in one of three channel sequencing modes, namely Manual mode, Auto-1 Mode, Auto-2 Mode. It is also used to control user programmable features like range selection, device power-down control, GPIO read control, and writing output data into the GPIO.

## Program Registers

The 'Program registers' are used for device configuration settings and are typically programmed once on powerup or after device reset. There are different program registers such as 'Auto-1 mode programming' for pre-programming the channel sequence, 'Auto-2 mode programming' for selection of the last channel in the sequence, 'Alarm programming' for all 16 channels (or 12,8,4 channels depending on the device) and GPIO for individual pin configuration as GPI or GPO or a pre-assigned function.

## DEVICE POWER-UP SEQUENCE

The device power-up sequence is shown in Figure 49. Manual mode is the default power-up channel sequencing mode and Channel-0 is the first channel by default. As explained previously, these devices offer Program Registers to configure user programmable features like GPIO, Alarm, and to pre-program the channel sequence for Auto modes. At 'powerup or on reset' these registers are set to the default values listed in Table 1 to Table 10. It is recommended to program these registers on powerup or after reset. Once configured; the device is ready to use in any of the three channel sequencing modes namely Manual, Auto-1, and Auto-2.

(1) The device continues its operation in Manual mode channel 0 through out the programming sequence and outputs valid conversion results. It is possible to change channel, range, GPIO by inserting extra frames in between two programming blocks. It is also possible to bypass any programming block if the user does not intent to use that feature.
(2) It is possible to reprogram the device at any time during operation, regardless of what mode the device is in. During programming the device continues its operation in whatever mode it is in and outputs valid data.

Figure 49. Device Power-Up Sequence

## OPERATING IN MANUAL MODE

The details regarding entering and running in Manual channel sequencing mode are illustrated in Figure 50. Table 1 lists the Mode Control Register settings for Manual mode in detail. Note that there are no Program Registers for manual mode.


Figure 50. Entering and Running in Manual Channel Sequencing Mode

Table 1. Mode Control Register Settings for Manual Mode

| BITS | RESET <br> STATE | DESCRIPTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { LOGIC } \\ & \text { STATE } \end{aligned}$ | FUNCTION |  |  |  |
| DI15-12 | 0001 | 0001 | Selects Manual Mode |  |  |  |
| D111 | 0 | 1 | Enables programming of bits DIO6-00. |  |  |  |
|  |  | 0 | Device retains values of DI06-00 from the previous frame. |  |  |  |
| DI10-07 | 0000 | This four bit data represents the address of the next channel to be selected in the next frame. DI10: MSB and DI07: LSB. e.g. 0000 represents channel- 0, 0001 represents channel- 1 etc. |  |  |  |  |
| DI06 | 0 | 0 | Selects 2.5 V i/p range (Range 1) |  |  |  |
|  |  | 1 | Selects 5V i/p range (Range 2) |  |  |  |
| DI05 | 0 | 0 | Device normal operation (no powerdown) |  |  |  |
|  |  | 1 | Device powers down on 16th SCLK falling edge |  |  |  |
| DI04 | 0 | 0 | SDO outputs current channel address of the channel on DO15.. 12 followed by 12 bit conversion result on DO11..00. |  |  |  |
|  |  | 1 | GPIO3-GPIOO data (both input and output) is mapped onto DO15-DO12 in the order shown below. Lower data bits DO11-DO00 represent 12-bit conversion result of the current channel. |  |  |  |
|  |  |  | DOI5 | DOI4 | DOI3 | DOI2 |
|  |  |  | GPIO3 ${ }^{(1)}$ | GPIO2 ${ }^{(1)}$ | GPIO1 ${ }^{(1)}$ | GPIOO ${ }^{(1)}$ |
| DIO3-00 | 0000 | GPIO data for the channels configured as output. Device will ignore the data for the channel which is configured as input. SDI bit and corresponding GPIO information is given below |  |  |  |  |
|  |  |  | DI03 | DIO2 | DI01 | DIOO |
|  |  |  | GPIO3 ${ }^{(2)}$ | GPIO2 ${ }^{(2)}$ | GPIO1 ${ }^{(2)}$ | GPIOO ${ }^{(2)}$ |

(1) GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.
(2) GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.

## OPERATING IN AUTO-1 MODE

The details regarding entering and running in Auto-1 channel sequencing mode are illustrated in the flowchart in Figure 51. Table 2 lists the Mode Control Register settings for Auto-1 mode in detail.


Figure 51. Entering and Running in Auto-1 Channel Sequencing Mode

Table 2. Mode Control Register Settings for Auto-1 Mode

| BITS | RESET STATE | DESCRIPTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { LOGIC } \\ & \text { STATE } \end{aligned}$ | FUNCTION |  |  |  |
| DI15-12 | 0001 | 0010 | Selects Auto-1 Mode |  |  |  |
| DI11 | 0 | 1 | Enables programming of bits DI10-00. |  |  |  |
|  |  | 0 | Device retains values of DI10-00 from previous frame. |  |  |  |
| DI10 | 0 | 1 | The channel counter is reset to the lowest programmed channel in the Auto-1 Program Register |  |  |  |
|  |  | 0 | The channel counter increments every conversion (No reset) |  |  |  |
| D109-07 | 000 | xxx | Do not care |  |  |  |
| DI06 | 0 | 0 | Selects $2.5 \mathrm{~V} \mathrm{i} / \mathrm{p}$ range (Range 1) |  |  |  |
|  |  | 1 | Selects 5V i/p range (Range 2) |  |  |  |
| DI05 | 0 | 0 | Device normal operation (no powerdown) |  |  |  |
|  |  | 1 | Device powers down on the 16th SCLK falling edge |  |  |  |
| DI04 | 0 | 0 | SDO outputs current channel address of the channel on DO15.. 12 followed by 12-bit conversion result on DO11..00. |  |  |  |
|  |  | 1 | GPIO3-GPIO0 data (both input and output) is mapped onto DO15-DO12 in the order shown below. Lower data bits DO11-DO00 represent 12-bit conversion result of the current channel. |  |  |  |
|  |  |  | DO15 | DO14 | DO13 | DO12 |
|  |  |  | GPIO3 ${ }^{(1)}$ | GPIO2 ${ }^{(1)}$ | GPIO1 ${ }^{(1)}$ | GPIOO ${ }^{(1)}$ |
| DI03-00 | 0000 | GPIO data for the channels configured as output. Device will ignore the data for the channel which is configured as input. SDI bit and corresponding GPIO information is given below |  |  |  |  |
|  |  |  | DI03 | DIO2 | DI01 | DIOO |
|  |  |  | GPIO3 ${ }^{(2)}$ | GPIO2 ${ }^{(2)}$ | GPIO1 ${ }^{(2)}$ | GPIO0 ${ }^{(2)}$ |

(1) GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.
(2) GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.

The Auto-1 Program Register is programmed (once on powerup or reset) to pre-select the channels for the Auto- 1 sequence. Auto-1 Program Register programming requires two $\overline{C S}$ frames for complete programming. In the first $\overline{C S}$ frame the device enters the Auto-1 register programming sequence and in the second frame it programs the Auto-1 Program Register. Refer to Table 2, Table 3, and Table 4 for complete details.


NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 52. Auto-1 Register Programming Flowchart

Table 3. Program Register Settings for Auto-1 Mode

| BITS | RESET <br> STATE | DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
|  |  | LOGIC STATE | FUNCTION |
| FRAME 1 |  |  |  |
| DI15-12 | NA | 1000 | Device enters Auto-1 program sequence. Device programming is done in the next frame. |
| DI11-00 | NA | Do not care |  |
| FRAME 2 |  |  |  |
| DI15-00 | All 1s | 1 (individual bit) | A particular channel is programmed to be selected in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; e.g. <br> DI15 $\rightarrow$ Ch15, DI14 $\rightarrow$ Ch14 $\ldots$ DI00 $\rightarrow$ Ch00 |
|  |  | 0 (individual bit) | A particular channel is programmed to be skipped in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; e.g. $\text { DI15 } \rightarrow \text { Ch15, DI14 } \rightarrow \text { Ch14 } \ldots \text { DI00 } \rightarrow \text { Ch00 }$ |

Table 4. Mapping of Channels to SDI Bits for 16,12,8,4 Channel Devices

| Device ${ }^{(1)}$ | SDI BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D115 | D114 | DI13 | DI12 | D111 | DI10 | DI09 | DI08 | DI07 | DI06 | D105 | DI04 | DI03 | DI02 | DI01 | DIOO |
| 16 Chan | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 |
| 12 Chan | X | X | X | X | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 |
| 8 Chan | X | X | X | X | X | X | X | X | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 | 1/0 |
| 4 Chan | X | X | X | X | X | X | X | X | X | X | X | X | 1/0 | 1/0 | 1/0 | 1/0 |

(1) When operating in Auto-1 mode, the device only scans the channels programmed to be selected.

## OPERATING IN AUTO-2 MODE

The details regarding entering and running in Auto-2 channel sequencing mode are illustrated in Figure 53. Table 5 lists the Mode Control Register settings for Auto-2 mode in detail.


Figure 53. Entering and Running in Auto-2 Channel Sequencing Mode

Table 5. Mode Control Register Settings for Auto-2 Mode

| BITS | RESET STATE | DESCRIPTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { LOGIC } \\ & \text { STATE } \end{aligned}$ | FUNCTION |  |  |  |
| DI15-12 | 0001 | 0011 | Selects Auto-2 Mode |  |  |  |
| D111 | 0 | 1 | Enables programming of bits DI10-00. |  |  |  |
|  |  | 0 | Device retains values of DI10-00 from the previous frame. |  |  |  |
| D110 | 0 | 1 | Channel number is reset to Ch-00. |  |  |  |
|  |  | 0 | Channel counter increments every conversion.(No reset). |  |  |  |
| D109-07 | 000 | xxx | Do not care |  |  |  |
| DI06 | 0 | 0 | Selects $2.5 \mathrm{~V} \mathrm{i} / \mathrm{p}$ range (Range 1) |  |  |  |
|  |  | 1 | Selects 5V i/p range (Range 2) |  |  |  |
| DI05 | 0 | 0 | Device normal operation (no powerdown) |  |  |  |
|  |  | 1 | Device powers down on the 16th SCLK falling edge |  |  |  |
| DI04 | 0 | 0 | SDO outputs the current channel address of the channel on DO15.. 12 followed by the 12-bit conversion result on DO11..00. |  |  |  |
|  |  | 1 | GPIO3-GPIO0 data (both input and output) is mapped onto DO15-DO12 in the order shown below. Lower data bits DO11-DO00 represent the 12-bit conversion result of the current channel. |  |  |  |
|  |  |  | DO15 | DO14 | DO13 | DO12 |
|  |  |  | GPIO3 ${ }^{(1)}$ | GPIO2 ${ }^{(1)}$ | GPIO1 ${ }^{(1)}$ | GPIOO ${ }^{(1)}$ |
| DIO3-00 | 0000 | GPIO data for the channels configured as output. Device ignores data for the channel which is configured as input. SDI bit and corresponding GPIO information is given below |  |  |  |  |
|  |  |  | DI03 | DI02 | DI01 | DIOO |
|  |  |  | GPIO3 ${ }^{(1)}$ | GPIO2 ${ }^{(1)}$ | GPIO1 ${ }^{(1)}$ | GPIOO ${ }^{(1)}$ |

(1) GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.

The Auto-2 Program Register is programmed (once on powerup or reset) to pre-select the last channel (or sequence depth) in the Auto-2 sequence. Unlike Auto-1 Program Register programming, Auto-2 Program Register programming requires only $1 \overline{\mathrm{CS}}$ frame for complete programming. See Figure 54 and Table 6 for complete details.


Auto 2 register programming


NOTE: The device continues its operation in the selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 54. Auto-2 Register Programming Flowchart

Texas InSTRUMENTS

Table 6. Program Register Settings for Auto-2 Mode

| BITS | RESET <br> STATE | DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
|  |  | LOGIC STATE | FUNCTION |
| DI15-12 | NA | 1001 | Auto-2 program register is selected for programming |
| DI11-10 | NA | Do not care |  |
| DI09-06 | NA | aaaa | This 4-bit data represents the address of the last channel in the scanning sequence. During device operation in Auto-2 mode, the channel counter starts at CH-00 and increments every frame until it equals "aaaa". The channel counter roles over to CH-00 in the next frame. |
| DI05-00 | NA | Do not care |  |

## CONTINUED OPERATION IN A SELECTED MODE

Once a device is programmed to operate in one of the modes, the user may want to continue operating in the same mode. Mode Control Register settings to continue operating in a selected mode are detailed in Table 7.

Table 7. Continued Operation in a Selected Mode

| BITS | RESET <br> STATE | LOGIC <br> STATE | DESCRIPTION |
| :--- | :--- | :--- | :--- |
| DI15-12 |  | 0000 | The device continues to operate in the selected mode. In Auto-1 and Auto-2 modes the channel <br> counter increments normally, whereas in the Manual mode it continues with the last selected <br> channel. The device ignores data on DI11-DI00 and continues operating as per the previous <br> settings. This feature is provided so that SDI can be held low when no changes are required in the <br> Mode Control Register settings. |
| DI11-00 | All '0' | Device ignores these bits when DI15-12 is set to 0000 logic state |  |

## PROGRAMMING ALARM THRESHOLDS

There are two Alarm Program Registers per channel, one for setting the high alarm threshold and the other for setting the low alarm threshold. For ease of programming, two alarm programming registers per channel, corresponding to four consecutive channels, are assembled into one group (a total eight registers). There are four such groups for 16 channel devices and $3 / 2 / 1$ such groups for $12 / 8 / 4$ channel devices respectively. The grouping of the various channels for each device in the ADS79XX family is listed in Table 8. The details regarding programming the alarm thresholds are illustrated in the flowchart in Figure 55. Table 9 lists the details regarding the Alarm Program Register settings.

Table 8. Grouping of Alarm Program Registers

| GROUP NO. | REGISTERS | APPLICABLE FOR DEVICE |
| :---: | :--- | :--- |
| 0 | High and low alarm for channel 0, 1, 2, and 3 | ADS7953..50, ADS7957..54, ADS7961..58 |
| 1 | High and low alarm for channel 4, 5, 6, and 7 | ADS7953..51, ADS7957..55, ADS7961..59 |
| 2 | High and low alarm for channel 8, 9, 10, and 11 | ADS7953 and 52, ADS7957 and 56, ADS7961 and 60 |
| 3 | High and low alarm for channel 12, 13, 14, and 15 | ADS7953, ADS7957, ADS7961 |

Each alarm group requires $9 \overline{\mathrm{CS}}$ frames for programming their respective alarm thresholds. In the first frame the device enters the programming sequence and in each subsequent frame it programs one of the registers from the group. The device offers a feature to program less than eight registers in one programming sequence. The device exits the alarm threshold programming sequence in the next frame after it encounters the first 'Exit Alarm Program' bit high.


NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 55. Alarm Program Register Programming Flowchart
Table 9. Alarm Program Register Settings

| BITS | RESET STATE | DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
|  |  | LOGIC <br> STATE | FUNCTION |
| FRAME 1 |  |  |  |
| DI15-12 | NA | 1100 | Device enters 'alarm programming sequence' for group 0 |
|  |  | 1101 | Device enters 'alarm programming sequence' for group 1 |
|  |  | 1110 | Device enters 'alarm programming sequence' for group 2 |
|  |  | 1111 | Device enters 'alarm programming sequence' for group 3 |
| Note: $\mathrm{D} 115-12=11 \mathrm{bb}$ is the alarm programming request for group bb. Here 'bb' represents the alarm programming group number in binary format. |  |  |  |
| DI11-14 | NA | Do not care |  |
| FRAME 2 AND ONWARDS |  |  |  |

Table 9. Alarm Program Register Settings (continued)

| BITS | RESET STATE | DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
|  |  | LOGIC STATE | FUNCTION |
| DI15-14 | NA | cc | Where "cc" represents the lower two bits of the channel number in binary format. The device programs the alarm for the channel represented by the binary number "bbcc". Note that "bb" is programmed in the first frame. |
| DI13 | NA | 1 | High alarm register selection |
|  |  | 0 | Low alarm register selection |
| DI12 | NA | 0 | Continue alarm programming sequence in next frame |
|  |  | 1 | Exit Alarm Programming in the next frame. Note: If the alarm programming sequence is not terminated using this feature then the device will remain in the alarm programming sequence state and all SDI data will be treated as alarm thresholds. |
| DI11-10 | NA | XX | Do not care |
| DI09-00 | All ones for high alarm register and all zeros for low alarm register | This 10 -bit data represents the alarm threshold. The 10-bit alarm threshold is compared with the upper 10-bit word of the 12-bit conversion result. The device sets off an alarm when the conversion result is higher (High Alarm) or lower (Low Alarm) than this number. For 10-bit devices, all 10 bits of the conversion result are compared with the set threshold. For 8 -bit devices, all 8 bits of the conversion result are compared with DI09 to DIO2 and DIOO, 01 are 'do not care'. |  |

## PROGRAMMING GPIO REGISTERS

## NOTE

GPIO 1 to 3 are available only in TSSOP packaged devices. The QFN device offers 'GPIO 0 ' only. As a result, all references related to 'GPIO 0 ' only are valid in the case of QFN package devices.
The device has four General Purpose Input and Output (GPIO) pins. Each of the four pins can be independently programmed as General Purpose Output (GPO) or General Purpose Input (GPI). It is also possible to use the GPIOs for some pre-assigned functions (refer to Table 10 for details). GPO data can be written into the device through the SDI line. The device refreshes the GPO data on every $\overline{C S}$ falling edge as per the SDI data written in the previous frame. Similarly, the device latches GPI status on the CS falling edge and outputs it on SDO (if GPI is read enabled by writing DIO4 $=1$ during the previous frame) in the same frame starting on the $\overline{\mathrm{CS}}$ falling edge.
The details regarding programming the GPIO registers are illustrated in the flowchart in Figure 56. Table 10 lists the details regarding GPIO Register programming settings.


NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 56. GPIO Program Register Programming Flowchart

Table 10. GPIO Program Register Settings

| BITS | RESET STATE | DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
|  |  | LOGIC <br> STATE | FUNCTION |
| DI15-12 | NA | 0100 | Device selects GPIO Program Registers for programming. |
| DI11-10 | 00 | 00 | Do not program these bits to any logic state other than ' 00 ' |
| D109 | 0 | 1 | Device resets all registers in the next $\overline{\mathrm{CS}}$ frame to the reset state shown in the corresponding tables (it also resets itself). |
|  |  | 0 | Device normal operation |
| DI08 | 0 | 1 | Device configures GPIO3 as the device power-down input. |
|  |  | 0 | GPIO3 remains general purpose I or O. Program 0 for QFN packaged devices. |
| DI07 | 0 | 1 | Device configures GPIO2 as device range input. |
|  |  | 0 | GPIO2 remains general purpose I or O. Program 0 for QFN packaged devices. |
| DI06-04 | 000 | 000 | GPIO1 and GPIO0 remain general purpose I or O. Valid setting for QFN packaged devices. |
|  |  | xx1 | Device configures GPIOO as 'high or low' alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices. |
|  |  | 010 | Device configures GPIOO as high alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices. |
|  |  | 100 | Device configures GPIO1 as low alarm output. This is an active high output. GPIO0 remains general purpose I or O. Setting not allowed for QFN packaged devices. |
|  |  | 110 | Device configures GPIO1 as low alarm output and GPIO0 as a high alarm output. These are active high outputs. Setting not allowed for QFN packaged devices. |
| Note: The following settings are valid for GPIO which are not assigned a specific function through bits DI08.. 04 |  |  |  |
| DI03 | 0 | 1 | GPIO3 pin is configured as general purpose output. Program 1 for QFN packaged devices. |
|  |  | 0 | GPIO3 pin is configured as general purpose input. Setting not allowed for QFN packaged devices. |
| D102 | 0 | 1 | GPIO2 pin is configured as general purpose output. Program 1 for QFN packaged devices. |
|  |  | 0 | GPIO2 pin is configured as general purpose input. Setting not allowed for QFN packaged devices. |
| DI01 | 0 | 1 | GPIO1 pin is configured as general purpose output. Program 1 for QFN packaged devices. |
|  |  | 0 | GPIO1 pin is configured as general purpose input. Setting not allowed for QFN packaged devices. |
| DIOO | 0 | 1 | GPIO0 pin is configured as general purpose output. Valid setting for QFN packaged devices. |

ADS7950, ADS7951, ADS7952, ADS7953 ADS7954, ADS7955, ADS7956, ADS7957
ADS7958, ADS7959, ADS7960, ADS7961
www.ti.com
SLAS605A -JUNE 2008-REVISED JANUARY 2010
Table 10. GPIO Program Register Settings (continued)

| BITS | RESET | DESCRIPTION |  |
| :--- | :--- | :--- | :--- |
|  |  |  |  | | LOGIC |
| :---: |
| STATE |$\quad$ FUNCTION $\quad$ GPIOO pin is configured as general purpose input. Valid setting for QFN packaged devices.

## APPLICATION INFORMATION

## ANALOG INPUT

The ADS79XX device family offers 12/10/8-bit ADCSs with 16/12/8/4 channel multiplexers for analog input. The multiplexer output is available on the MXO pin. AINP is the ADC input pin. The devices offers flexibility for a system designer as both signals are accessible esternally.
Typically it is convenient to short MXO to the AINP pin so that signal input to each multiplexer channel can be processed independently. In this condition it is recommended to limit source impedance to $50 \Omega$ or less. Higher source impedance may affect the signal settling time after a multiplexer channel change. This condition can affect linearity and total harmonic distortion.


GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers 'GPIO 0 ' only. As a result all references related to 'GPIO 0' only are valid in case of QFN package devices.

Figure 57. Typical Application Diagram Showing MXO Shorted to AINP
Another option is to add a common ADC driver buffer between the MXO and AINP pins. This relaxes the restriction on source impedance to a large extent. Refer to the typical characteristics section for the effect of source impedance on device performance. The typical characteristics show that the device has respectable performance with up to $1 \mathrm{k} \Omega$ source impedance. This topology (including a common ADC driver) is useful when all channel signals are within the acceptable range of the ADC. In this case the user can save on signal conditioning circuit for each channel.

From sensors, INA etc. Source impedance has very little effect on performance. Refer to Typical Characteristics for details.


GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers 'GPIO 0' only. As a result all references related to 'GPIO 0' only are valid in case of QFN package devices.
Figure 58. Typical Application Diagram Showing Common Buffer/PGA for all Channels
When the converter samples an input, the voltage difference between AINP and AGND is captured on the internal capacitor array. The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. The current into the ADS79XX charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. When the converter goes into hold mode, the input impedance is greater than $1 \mathrm{G} \Omega$.
Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the Ch0 .. Chn and AINP inputs should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications.


Figure 59. ADC and Mux Equivalent Circuit

## REFERENCE

The ADS79XX can operate with an external $2.5 \mathrm{~V} \pm 10 \mathrm{mV}$ reference. A clean, low noise, well-decoupled reference voltage on the REF pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5025 can be used to drive this pin. A $10-\mu \mathrm{F}$ ceramic decoupling capacitor is required between the REF and GND pins of the converter. The capacitor should be placed as close as possible to the pins of the device.

## POWER SAVING

The ADS79XX devices offer a power-down feature to save power when not in use. There are two ways to powerdown the device. It can be powered down by writing DIO5 = 1 in the Mode Control register (refer to Table 1, Table 2 and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO. GPIO3 can act as a $\overline{\text { PD }}$ input (refer to Table 10, for assigning this functionality to GPIO3). This is an asynchronous and active low input. The device powers down instantaneously after GPIO3 $(\overline{\mathrm{PD}})=0$. The device will powerup again on the $\overline{\mathrm{CS}}$ falling edge while DIO5 $=0$ in the Mode Control register and GPIO3 ( $\overline{\mathrm{PD}})=1$.

## DIGITAL OUTPUT

As discussed previously in the Device Operation section, the digital output of the ADS79XX devices is SPI compatible. The following table lists the output codes corresponding to various analog input voltages.

Table 11. Ideal Input Voltages and Output Codes for 12-Bit Devices (ADS7950/51/52/53)

| DESCRIPTION |  | ANALOG VALUE | DIGITAL OUTPUT <br> STRAIGHT BINARY |  |
| :---: | :---: | :---: | :---: | :---: |
| Full scale range | Range $1 \rightarrow \mathrm{~V}_{\text {ref }}$ | Range $2 \rightarrow 2 \times V_{\text {ref }}$ |  |  |
| Least significant bit (LSB) | $\mathrm{V}_{\text {ref }} / 4096$ | $2 \mathrm{~V}_{\text {ref }} / 4096$ | BINARY CODE | HEX CODE |
| Full scale | $\mathrm{V}_{\text {ref }}$ - 1 LSB | $2 \mathrm{~V}_{\text {ref }}-1$ LSB | 111111111111 | FFF |
| Midscale | $\mathrm{V}_{\text {ref }} / 2$ | $\mathrm{V}_{\text {ref }}$ | 100000000000 | 800 |
| Midscale - 1 LSB | $\mathrm{V}_{\text {ref }} / 2-1 \mathrm{LSB}$ | $\mathrm{V}_{\text {ref }}-1 \mathrm{LSB}$ | 011111111111 | 7FF |
| Zero | 0 V | 0 V | 000000000000 | 000 |

Table 12. Ideal Input Voltages and Output Codes for 10-Bit Devices (ADS7954/55/56/57)

| DESCRIPTION |  | ANALOG VALUE | DIGITAL OUTPUT <br> STRAIGHT BINARY |  |
| :---: | :---: | :---: | :---: | :---: |
| Full scale range | Range $1 \rightarrow \mathrm{~V}_{\text {ref }}$ | Range $2 \rightarrow 2 \times \mathrm{V}_{\text {ref }}$ |  |  |
| Least significant bit (LSB) | $\mathrm{V}_{\text {ref }} / 1024$ | $2 \mathrm{~V}_{\text {ref }} / 1024$ | BINARY CODE | HEX CODE |
| Full scale | $\mathrm{V}_{\text {ref }}-1$ LSB | $2 \mathrm{~V}_{\text {ref }}-1$ LSB | 1111111111 | 3FF |
| Midscale | $\mathrm{V}_{\text {ref }} / 2$ | $\mathrm{V}_{\text {ref }}$ | 1000000000 | 200 |
| Midscale - 1 LSB | $\mathrm{V}_{\text {ref }} / 2-1 \mathrm{LSB}$ | $\mathrm{V}_{\text {ref }}-1 \mathrm{LSB}$ | 0111111111 | 1FF |
| Zero | 0 V | 0 V | 0000000000 | 000 |

www.ti.com
Table 13. Ideal Input Voltages and Output Codes for 8-Bit Devices (ADS7958/59/60/61)

| DESCRIPTION |  | ANALOG VALUE | DIGITAL OUTPUT STRAIGHT BINARY |  |
| :---: | :---: | :---: | :---: | :---: |
| Full scale range | Range $1 \rightarrow \mathrm{~V}_{\text {ref }}$ | Range $2 \rightarrow 2 \times \mathrm{V}_{\text {ref }}$ |  |  |
| Least significant bit (LSB) | $\mathrm{V}_{\text {ref }} / 256$ | $2 \mathrm{~V}_{\text {ref }} / 256$ | BINARY CODE | HEX CODE |
| Full scale | $\mathrm{V}_{\text {ref }}-1$ LSB | $2 \mathrm{~V}_{\text {ref }}-1$ LSB | 11111111 | FF |
| Midscale | $\mathrm{V}_{\text {ref }} / 2$ | $\mathrm{V}_{\text {ref }}$ | 10000000 | 80 |
| Midscale - 1 LSB | $\mathrm{V}_{\text {ref }} / 2-1$ LSB | $\mathrm{V}_{\text {ref }}-1$ LSB | 01111111 | 7F |
| Zero | 0 V | 0 V | 00000000 | 00 |

## REVISION HISTORY

Changes from Original (June 2008) to Revision A Page

- Added QFN information to Features ..... 1
- Added QFN information to Description ..... 1
- Added QFN information to 12-bit ordering information ..... 3
- Added QFN information to 10-bit ordering information ..... 3
- Added QFN information to 8-bit ordering information ..... 4
- Changed thermal impedance for DBT package in absolute maximum ratings ..... 4
- Changed thermal impedance for RHB package in absolute maximum ratings ..... 4
- Changed thermal impedance for RGE package in absolute maximum ratings ..... 4
- Added $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53 ..... 5
- Added while $2 \mathrm{Vref} \leq+\mathrm{VA}$ to full-scale input span range 2 test conditions ..... 5
- Added while $2 \mathrm{Vref} \leq+\mathrm{VA}$ to full-scale input span range 2 test conditions ..... 5
- Added Total unadjusted error (TUE) specification ..... 5
- Changed reference voltage at REFP min and max values ..... 6
- Added $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53 ..... 6
- Added Note to ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53 ..... 6
- Added $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 test conditions ..... 6
- Added while $2 \mathrm{Vref} \leq+\mathrm{VA}$ to full-scale input span range 2 test conditions ..... 6
- Added while $2 \mathrm{Vref} \leq+\mathrm{VA}$ to full-scale input span range 2 test conditions ..... 6
- Added $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 test conditions ..... 7
- Changed $\mathrm{V}_{\text {ref }}$ reference voltage at REFP min value from 2.49 V to 2.0 V ..... 7
- Changed $\mathrm{V}_{\text {ref }}$ reference voltage at REFP max value from 2.51 V to 3.0 V ..... 7
- Added $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 test conditions ..... 8
- Added $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61 test conditions ..... 8
- Added while $2 \mathrm{Vref} \leq+\mathrm{VA}$ to full-scale input span range 2 test conditions ..... 8
- Added while $2 \mathrm{Vref} \leq+\mathrm{VA}$ to full-scale input span range 2 test conditions ..... 8
- Changed $\mathrm{V}_{\text {ref }}$ reference voltage at REFP min value from 2.49 V to 2.0 V ..... 9
- Changed $\mathrm{V}_{\text {ref }}$ reference voltage at REFP max value from 2.51 V to 3.0 V ..... 9
- Added $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61 test conditions ..... 9
- Changed $\mathrm{t}_{\text {sui }}$ values from max to min ..... 10
- Changed $\mathrm{t}_{\text {su2 }}$ values from max to min ..... 10
- Changed VEE to AGND and VCC to +VA on 38-pin TSSOP pinout ..... 11
- Added QFN pinout ..... 11
- Added QFN pinout ..... 12
- Added QFN pinout ..... 12
- Added QFN pinout ..... 12
- Added terminal functions for QFN packages ..... 14
- Changed ADS7950/4/8 QFN package MXO pin from 7 to 3 ..... 14
- Added TOTAL UNADJUSTED ERROR (TUE Max) graph ..... 21
- Added TOTAL UNADJUSTED ERROR (TUE Min) graph ..... 21
- Changed GPIO pins description ..... 23
- Added device powerdown through GPIO in the case of the TSSOP packaged devices ..... 25
- Added note to Table 1 ..... 29
- Added note to Table 1 ..... 29
- Added note to Table 2
- Added note to Table 2 ......................................................................................................................................................... 31
- Added note to Table 5 ......................................................................................................................................................... 34
- Changed DI12 = 1? from No or No to Yes or No in Figure 55 .......................................................................................... 36
- Added note to Programming GPIO Registers description .................................................................................................. 37
- Added QFN information to Table 10 ................................................................................................................................... 38
- Added note to Figure 57 ...................................................................................................................................................... 40
- Added note to Figure 58 ................................................................................................................................................... 41


## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7950SBDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SBDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SBDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SBDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SBRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7950SBRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7950SDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7950SRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7950SRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7951SBDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SBDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SBDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SBDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SBRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |


| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7951SBRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7951SRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SBDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SBDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SBDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SBDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SBRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7952SBRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7952SDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7952SRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |


| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7952SRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7953SBDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SBDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SBDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SBDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SBRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7953SBRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7953SDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7953SRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7953SRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7954SDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7954SDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7954SDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7954SDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7954SRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |


| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7954SRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7955SDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7955SDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7955SDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7955SDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7955SRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7955SRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7956SDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7956SDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7956SDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7956SDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7956SRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7956SRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7957SDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7957SDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7957SDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7957SDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7957SRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |


| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7957SRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7958SDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7958SDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7958SDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7958SDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7958SRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7958SRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7959SDBT | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7959SDBTG4 | ACTIVE | TSSOP | DBT | 30 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7959SDBTR | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7959SDBTRG4 | ACTIVE | TSSOP | DBT | 30 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7959SRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7959SRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7960SDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7960SDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7960SDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7960SDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7960SRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |

INSTRUMENTS

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7960SRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7961SDBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7961SDBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7961SDBTR | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7961SDBTRG4 | ACTIVE | TSSOP | DBT | 38 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| ADS7961SRHBR | ACTIVE | QFN | RHB | 32 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |
| ADS7961SRHBT | ACTIVE | QFN | RHB | 32 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | Add to cart |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

REEL DIMENSIONS


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |



- W1

TAPE AND REEL INFORMATION

| *All dimensions are nominal |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> (idth <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | $\mathbf{B 0}$ <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> uadrant |
| ADS7950SBDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7950SBRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7950SBRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7950SDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7950SRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7950SRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7951SBDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7951SBRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7951SBRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7951SDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7951SRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7951SRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7952SBDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| ADS7952SBRHBR | QFN | RHB | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS7952SBRHBT | QFN | RHB | 32 | 250 | 180.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS7952SDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| ADS7952SRHBR | QFN | RHB | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS7952SRHBT | QFN | RHB | 32 | 250 | 180.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |


| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | $\mathbf{B 0}$ <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7953SBDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| ADS7953SBRHBR | QFN | RHB | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS7953SBRHBT | QFN | RHB | 32 | 250 | 180.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS7953SDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| ADS7953SRHBR | QFN | RHB | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS7953SRHBT | QFN | RHB | 32 | 250 | 180.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS7954SDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7954SRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7954SRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7955SDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7955SRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7955SRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7956SDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| ADS7957SDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| ADS7958SDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7958SRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7958SRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7959SDBTR | TSSOP | DBT | 30 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| ADS7959SRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7959SRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| ADS7960SDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| ADS7961SDBTR | TSSOP | DBT | 38 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7950SBDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7950SBRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7950SBRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7950SDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7950SRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7950SRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7951SBDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7951SBRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7951SBRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7951SDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7951SRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7951SRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7952SBDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7952SBRHBR | QFN | RHB | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7952SBRHBT | QFN | RHB | 32 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7952SDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7952SRHBR | QFN | RHB | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7952SRHBT | QFN | RHB | 32 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7953SBDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7953SBRHBR | QFN | RHB | 32 | 3000 | 367.0 | 367.0 | 35.0 |


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7953SBRHBT | QFN | RHB | 32 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7953SDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7953SRHBR | QFN | RHB | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7953SRHBT | QFN | RHB | 32 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7954SDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7954SRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7954SRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7955SDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7955SRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7955SRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7956SDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7957SDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7958SDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7958SRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7958SRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7959SDBTR | TSSOP | DBT | 30 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7959SRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| ADS7959SRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| ADS7960SDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |
| ADS7961SDBTR | TSSOP | DBT | 38 | 2000 | 367.0 | 367.0 | 38.0 |

DBT (R-PDSO-G30)
PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-153.

DBT (R-PDSO-G38)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-153.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-Leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MO-220.

RGE (S-PVQFN-N24) PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


NOTES: A. All linear dimensions are in millimeters


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.


Bottom View

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) Package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MO-220.
RHB (S-PVQFN-N 32 )
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


NOTE: A. All linear dimensions are in millimeters
$\operatorname{RHB}$ (S-PVQFN-N32)
PLASTIC QUAD FLATPACK NO-LEAD


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Tl is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

## Products

| Audio | www.ti.com/audio |
| :---: | :---: |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | $\underline{\text { microcontroller.ti.com }}$ |
| RFID | www.ti-rfid.com |
| OMAP Mobile Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

## Applications

| Automotive and Transportation | www.ti.com/automotive |
| :--- | :--- |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | $\underline{\text { www.ti.com/computers }}$ |
| Consumer Electronics | $\underline{\text { www.ti.com/consumer-apps }}$ |
| Energy and Lighting | $\underline{\text { www.ti.com/energy }}$ |
| Industrial | $\underline{\text { www.ti.com/industrial }}$ |
| Medical | $\underline{\text { www.ti.com/medical }}$ |
| Security | $\underline{\text { www.ti.com/security }}$ |
| Space, Avionics and Defense | www.ti.com/video |
| Video and Imaging | $\underline{\text { e2e.ti.com }}$ |
| TI E2E Community |  |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

