## Speedzces 8-Bit, 33MHz Sampling ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- +2.7V TO +5.5V SUPPLY OPERATION
- LOW POWER: 69mW at +3V
- ADJUSTABLE FULL SCALE RANGE WITH EXTERNAL REFERENCE
- NO MISSING CODES
- POWER DOWN
- SSOP-28 PACKAGE


## APPLICATIONS

## - BATTERY POWERED EQUIPMENT <br> - CAMCORDERS

- PORTABLE TEST EQUIPMENT
- DIGITAL CAMERAS


## DESCRIPTION

The ADS931 is a high-speed pipelined Analog-to-Digital (A/D) converter that is specified to operate from standard +5 V or +3 V power supplies. This converter includes a high bandwidth track/hold and an 8-bit quantizer. The performance is specified with a single-ended input range of 1 V to 2 V when operating off of a +3 V supply. This device also allows for standard input ranges such as 2 V to 4 V or 2 V to 3 V , when operating on +5 V supplies. The full scale input range is set by an external reference.
The ADS931 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for telecommunications, video and test instrumentation applications. The ADS931 is available in an SSOP-28 package.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS


## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER | SPECIFIED TEMPERATURE RANGE | PACKAGE <br> MARKING | ORDERING NUMBER ${ }^{(1)}$ | TRANSPORT MEDIA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS931E | SSOP-28 Surface Mount | $324$ | $-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | ADS931E | $\begin{gathered} \text { ADS931E } \\ \text { ADS931E/1K } \end{gathered}$ | Rails Tape and Reel |

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., $/ 1 \mathrm{~K}$ indicates 1000 devices per reel). Ordering 1000 pieces of "ADS931E/1K" will get a single 1000-piece Tape and Reel.

## ELECTRICAL CHARACTERISTICS

At $T_{A}=$ full specified temperature range unless otherwise noted. $+V_{S}=L V_{D D}=+3 \mathrm{~V}$, specified single-ended input ( 1 V to 2 V ) and sampling rate $=30 \mathrm{MHz}$, unless otherwise specified. The input range is 2.25 V to 3.25 V when specified for +5 V operation.

| PARAMETER | CONDITIONS | ADS931E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 8 |  | Bits |
| SPECIFIED TEMPERATURE RANGE | Ambient Air | -40 to +85 |  |  | ${ }^{\circ} \mathrm{C}$ |
| ANALOG INPUT <br> Specified Full Scale Input Range ${ }^{(1)}$ Common-mode Voltage Analog Input Bias Current Input Impedance | 1Vp-p | +1.0 | $\begin{gathered} +1.5 \\ 1 \\ 1.25 \text { \|\| } 5 \end{gathered}$ | +2.0 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{M} \Omega \\| \mathrm{pF} \end{gathered}$ |
| DIGITAL INPUTS <br> Logic Family <br> High Input Voltage, $\mathrm{V}_{\mathrm{IH}}$ <br> Low Input Voltage, $\mathrm{V}_{\mathrm{IL}}$ <br> High Input Current, $\mathrm{I}_{\mathrm{IH}}$ <br> Low Input Current, $\mathrm{I}_{\mathrm{IL}}$ <br> Input Capacitance |  | +2.0 | Compatible $\begin{gathered} \pm 10 \\ \pm 10 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{LV}_{\mathrm{DD}} \\ & +0.8 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> pF |
| CONVERSION CHARACTERISTICS <br> Start Conversion <br> Sample Rate <br> Data Latency |  | 10k | Edge of Conve <br> 5 | 33M | Samples/s Clk Cycles |
| DYNAMIC CHARACTERISTICS <br> Differential Linearity Error $\begin{aligned} & f=500 \mathrm{kHz} \\ & \mathrm{f}=12.5 \mathrm{MHz} \end{aligned}$ <br> No Missing Codes <br> Integral Nonlinearity Error, $f=500 \mathrm{kHz}$ <br> Spurious Free Dynamic Range ${ }^{(2)}$ f = 500kHz (-1dBFS input) $\mathrm{f}=12.5 \mathrm{MHz}(-1 \mathrm{dBFS} \text { input })$ <br> Two-Tone Intermodulation Distortion ${ }^{(4)}$ <br> $\mathrm{f}=3.6 \mathrm{MHz}$ and 3.5 MHz ( -7 dBFS each tone) <br> Signal-to-Noise Ratio (SNR) <br> $\mathrm{f}=500 \mathrm{kHz}$ ( -1 dBFS input) <br> $\mathrm{f}=12.5 \mathrm{MHz}$ ( -1 dBFS input) <br> Signal-to-(Noise + Distortion) (SINAD) <br> $\mathrm{f}=500 \mathrm{kHz}$ ( -1 dBFS input) <br> $f=12.5 \mathrm{MHz}(-1 \mathrm{dBFS}$ input) <br> Effective Number of Bits <br> Differential Gain Error <br> Differential Phase Error | $\mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V} \text { and }+5 \mathrm{~V}$ $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V} \text { and }+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+3 \mathrm{~V} \text { and }+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+3 \mathrm{~V} \text { and }+5 \mathrm{~V} \end{aligned}$ $\mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V} \text { and }+5 \mathrm{~V}$ $\mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V} \text { and }+5 \mathrm{~V}$ $\mathrm{f}=12 \mathrm{MHz}^{(5)}$ <br> NTSC, PAL NTSC, PAL | 43 44 40 | $\pm 0.7$ $\pm 0.7$ Guaranteed $\pm 1.0$ 49 49 54 48 48 45 45 7.2 2.3 1 | $\begin{aligned} & \pm 1.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{gathered} \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { dBFS(3) } \\ \text { dBFS } \\ \text { dBFS } \\ \\ \text { dB } \\ \text { dB } \\ \text { dB } \\ \text { dB } \\ \text { Bits } \\ \% \\ \text { degrees } \end{gathered}$ |

## ELECTRICAL CHARACTERISTICS (Cont.)

At $T_{A}=$ full specified temperature range unless otherwise noted. $+\mathrm{V}_{S}=L \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}$, specified single-ended input ( 1 V to 2 V ) and sampling rate $=30 \mathrm{MHz}$, unless otherwise specified. The input range is 2.25 V to 3.25 V when specified for +5 V operation.

| PARAMETER | CONDITIONS | ADS931E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Output Noise <br> Aperture Delay Time <br> Aperture Jitter <br> Analog Input Bandwidth <br> Small Signal <br> Full Power <br> Overvoltage Recovery Time ${ }^{(6)}$ | Input AC-Grounded <br> -20dBFS Input OdBFS Input |  | $\begin{gathered} \hline 0.2 \\ 2 \\ 7 \\ 7 \\ 350 \\ 100 \\ 2 \end{gathered}$ |  | LSBs rms ns ps rms MHz MHz ns |
| DIGITAL OUTPUTS <br> Logic Family <br> Logic Coding <br> High Output Voltage, $\mathrm{V}_{\mathrm{OH}}$ Low Output Voltage, $\mathrm{V}_{\mathrm{OL}}$ <br> 3-State Enable Time <br> 3-State Disable Time Internal Pull-Down <br> Power-Down Enable Time Power-Down Disable Time Internal Pull-Down | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ \\ \overline{\mathrm{OE}}=\mathrm{L} \\ \overline{\mathrm{OE}}=\mathrm{H} \end{gathered}$ <br> Pwrdn = L <br> Pwrdn $=\mathrm{H}$ | 2.4 | Compati Offset $\begin{gathered} 20 \\ 2 \\ 50 \\ 533 \\ 13 \\ 18 \\ 50 \end{gathered}$ | $\begin{aligned} & V_{D D} \\ & 0.4 \\ & 40 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{ks} \Omega \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{ks} \Omega \end{aligned}$ |
| ACCURACY <br> Gain Error <br> Input Offset ${ }^{(7)}$ <br> Power Supply Rejection (Gain) External REFT Voltage Range External REFB Voltage Range Reference Input Resistance | $\mathrm{f}_{\mathrm{S}}=2.5 \mathrm{MHz}, \mathrm{~V}_{\mathrm{S}}=+3 \mathrm{~V} \text { and }+5 \mathrm{~V}$ <br> Referred to Ideal Midscale $\Delta V_{S}=+10 \%$ | $\begin{gathered} \text { REFB }+0.5 \\ 0.8 \end{gathered}$ | $\begin{gathered} 2.4 \\ \pm 6.5 \\ 75 \\ 2 \\ 1 \end{gathered}$ | $\begin{gathered} 3.5 \\ \pm 25 \\ \\ \mathrm{~V}_{\mathrm{S}}-0.8 \\ \text { REFT }-0.5 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} \% \mathrm{FS} \\ \mathrm{mV} \\ \mathrm{~dB} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{k} \Omega \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Supply Voltage: + $\mathrm{V}_{\mathrm{S}}$ <br> Supply Current: +Is <br> Power Dissipation <br> Power Dissipation (Power Down) <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ SSOP-28 | $\begin{aligned} & \text { Operating } \\ & \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+5 \mathrm{~V} \end{aligned}$ | +2.7 | $\begin{gathered} +3.0 \\ 23 \\ 69 \\ 154 \\ 10 \\ 15 \\ \\ 89 \\ \hline \end{gathered}$ | $\begin{gathered} +5.5 \\ 29 \\ 87 \end{gathered}$ | V <br> mA <br> mW <br> mW <br> mW <br> mW <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) The single-ended input range is set by REFB and REFT values. (2) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (3) dBFS is dB relative to full scale. (4) Two-tone intermodulation distortion is referred to as the largest fundamental tone. (5) Based on (SINAD -1.76)/6.02. (6) No "Rollover" of bits. (7) Offset deviation from ideal negative full scale.

PIN CONFIGURATION


PIN DESCRIPTIONS

| PIN | DESIGNATOR | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | $+V_{S}$ | Analog Supply |
| 2 | LV $_{\text {DD }}$ | Output Logic Driver Supply Voltage |
| 3 | NC | No Connection |
| 4 | NC | No Connection |
| 5 | Bit 8 (LSB) | Data Bit 8 (D7) LSB |
| 6 | Bit 7 | Data Bit 7 (D6) |
| 7 | Bit 6 | Data Bit 6 (D5) |
| 8 | Bit 5 | Data Bit 5 (D4) |
| 9 | Bit 4 | Data Bit 4 (D3) |
| 10 | Bit 3 | Data Bit 3 (D2) |
| 11 | Bit 2 | Data Bit 2 (D1) |
| 12 | Bit 1 (MSB) | Data Bit 1 (D0) MSB |
| 13 | GND | Analog Ground |
| 14 | GND | Analog Ground |
| 15 | CLK | Convert Clock Input |
| 16 | $\overline{O E}$ | Output Enable, Active Low |
| 17 | Pwrdn | Power Down Pin |
| 18 | $+V_{S}$ | Analog Supply |
| 19 | GND | Analog Ground |
| 20 | GND | Analog Ground |
| 21 | LpBy | Positive Ladder Bypass |
| 22 | REFT | Reference Voltage Top |
| 23 | NC | No Connection |
| 24 | REFB | Reference Voltage Bottom |
| 25 | LnBy | Negative Ladder Bypass |
| 26 | CM | Common-Mode Pin |
| 27 | IN | Analog Input |
| 28 | $+V_{S}$ | Analog Supply |
|  |  |  |
|  |  |  |

TIMING DIAGRAM


| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CONV }}$ | Convert Clock Period | 30 |  | $100 \mu \mathrm{~s}$ | ns |
| $\mathrm{t}_{\mathrm{L}}$ | Clock Pulse Low | 14 | 15 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Clock Pulse High | 14 | 15 |  | ns |
| $\mathrm{t}_{\mathrm{D}}$ | Aperture Delay |  | 2 |  | ns |
| $\mathrm{t}_{1}$ | Data Hold Time, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | 3.9 |  |  | ns |
| $\mathrm{t}_{2}$ | New Data Delay Time, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ |  |  | 12 | ns |

## TYPICAL CHARACTERISTICS

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, specified single-ended input ( -1 dBFS ) and sampling rate $=30 \mathrm{MHz}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, specified single-ended input ( -1 dBFS ) and sampling rate $=30 \mathrm{MHz}$, unless otherwise specified.


INTEGRAL LINEARITY ERROR






## TYPICAL CHARACTERISTICS (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, specified single-ended input ( -1 dBFS ) and sampling rate $=30 \mathrm{MHz}$, unless otherwise specified.







## THEORY OF OPERATION

The ADS931 is a high-speed sampling A/D converter that utilizes a pipeline architecture. The fully differential topology and digital error correction guarantee 8-bit resolution. The track-and-hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, $\phi 1$ and $\phi 2$. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, $\phi 2$, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between $\mathrm{C}_{\mathrm{I}}$ and $\mathrm{C}_{\mathrm{H}}$, completing one track-and-hold cycle. The differential output is a held DC representation of the analog input at the sample time. In the normal mode of operation, the complementary input is tied to the common-mode voltage. In this case, the track-andhold circuit converts a single-ended input signal into a fully differential signal for the quantizer. Consequently, the input signal gets amplified by a gain or two, which improves the signal-to-noise performance. Other parameters such as smallsignal and full-power bandwidth, and wideband noise are also defined in this stage.


FIGURE 1. Input Track-And-Hold Configuration with Timing Signals.


FIGURE 2. Pipeline A/D Architecture.

The pipelined quantizer architecture has 7 stages with each stage containing a two-bit quantizer and a two bit digital-to-analog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is the same frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to time-align it with the data created from the subsequent quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique provides the ADS931 with excellent differential linearity and guarantees no missing codes at the 8-bit level.
To accommodate a bipolar signal swing, the ADS931 operates with a common-mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ which is derived from the external references. Due to the symmetric resistor ladder inside the $\mathrm{ADS} 931, \mathrm{~V}_{\mathrm{CM}}$ is situated between the top and bottom reference voltage. Equation 1 can be used for calculating the common-mode voltage level.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{CM}}=(\mathrm{REFT}+\mathrm{REFB}) / 2 \tag{1}
\end{equation*}
$$

At the same time, the two external reference voltage levels define the full-scale input range for the ADS931. This makes it possible for the input range to be adapted to the signal swing of the front end.

## APPLICATIONS

## SIGNAL SWING AND COMMON-MODE CONSIDERATIONS

The ADS931 is primarily designed and specified for a +3 V single supply voltage. However, due to its supply range of +2.7 V to +5.25 V , it is well suited for +5 V applications. The nominal input signal swing is $1 \mathrm{Vp}-\mathrm{p}$, situated between +1 V and +2 V . This means that the signal swings $\pm 0.5 \mathrm{~V}$ around a common-mode voltage of +1.5 V when using a 3 V rail, or typically +2.75 V on a 5 V supply. In some applications, it might be advantageous to increase the input signal swing. For example, increasing it to 2Vp-p may improve the achievable signal-to-noise performance. However, consideration should be given to keeping the signal swing within the linear range of operation of the driving circuitry to avoid any excessive distortion. In extreme situations, the performance
of the converter will start to degrade due to large variations of the input's switch ON resistance over the input voltage. Therefore, the signal swing should remain approximately 0.5 V away from each rail during normal operation.

## DRIVING THE ANALOG INPUTS AC-COUPLED DRIVER

Figure 3 shows an example of an ac-coupled, single-ended interface circuit using a high speed op amp which operates on dual supplies (OPA650, OPA658). The mid-point reference voltage, ( $\mathrm{V}_{\mathrm{CM}}$ ), biases the bipolar, ground-referenced input signal. The capacitor $\mathrm{C}_{1}$ and resistor $\mathrm{R}_{1}$ form a highpass filter with the -3 dB frequency set at

$$
\begin{equation*}
\mathrm{f}_{-3 \mathrm{~dB}}=1 /\left(2 \pi \mathrm{R}_{1} \mathrm{C}_{1}\right) \tag{2}
\end{equation*}
$$

The values for $C_{1}$ and $R_{1}$ are not critical in most applications and can be set freely. The values shown in Figure 3 correspond to a corner frequency of 1.6 kHz .


FIGURE 3. AC-Coupled, Single-Ended Interface Circuit.

Figure 4 depicts a circuit that can be used in single-supply applications. The mid-reference voltage biases the op amp up to the appropriate common-mode voltage, for example $\mathrm{V}_{\mathrm{CM}}=+1.5 \mathrm{~V}$. With the use of capacitor $\mathrm{C}_{\mathrm{G}}$, the DC gain for the non-inverting op amp input is set to $+1 \mathrm{~V} / \mathrm{V}$. As a result, the transfer function is modified to

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{IN}}\left\{\left(1+\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)+\mathrm{V}_{\mathrm{CM}}\right\} \tag{3}
\end{equation*}
$$



FIGURE 4. +5 V Single-Supply Interface Circuit Example Using the Voltage Feedback Amplifier OPA680.

Again, the input coupling capacitor $\mathrm{C}_{1}$ and resistor $\mathrm{R}_{1}$ form a high-pass filter. At the same time, the input impedance is defined by $\mathrm{R}_{1}$. Although many high-speed op amps operate on single supply voltages down to +3 V , their ac-performance is often lower when compared to their +5 V acperformance. This is especially true at signal frequencies of 5 MHz or higher, where noticeable degradation is exhibited that will limit the performance of the system. If possible, the op amp and $\mathrm{A} / \mathrm{D}$ converter pair should be supplied with +5 V and the common-mode voltage set to +2.5 V , which is usually the preferred dc bias level for single-supply op amps. Keeping the signal swing within 1Vp-p prevents the op amp from exhibiting excessive distortion caused by its slew-rate limitations. Depending on the selected amplifier, the use of a pull-up or pull-down resistor $\left(\mathrm{R}_{\mathrm{P}}\right)$ located directly at its output may considerably improve the distortion performance. Resistor $\mathrm{R}_{\mathrm{S}}$ isolates the op amp's output from the capacitive load to avoid gain peaking or even oscillation. It can also be used to establish a defined bandwidth in order to roll off the high frequency noise. The value of $\mathrm{R}_{\mathrm{S}}$ is usually set between $10 \Omega$ and $100 \Omega$.

## DC-COUPLED INTERFACE CIRCUIT

Shown in Figure 5 is a single-supply, DC-coupled circuit which can be set in a gain of $-1 \mathrm{~V} / \mathrm{V}$ or higher. Depending on the gain, the divider ratio set by resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ must be adjusted to yield the correct common-mode voltage for the ADS931. With a +3 V supply, the input signal of the ADS931 is $1 \mathrm{Vp}-\mathrm{p}$, typically centered around the common-mode voltage of +1.5 V , which can be derived from the external references.

## EXTERNAL REFERENCE

The ADS931 requires external references on pin 22 (REFT) and pin 24 (REFB). Internally those pins are connected by the resistor ladder, which has a nominal resistance of $4 \mathrm{k} \Omega$
( $\pm 15 \%$ ). In order to establish a correct voltage drop across the ladder, the external reference circuit must be able to supply typically $250 \mu \mathrm{~A}$ of current. With this current the fullscale input range of the ADS931 is set between +1 V and +2 V , or $1 \mathrm{Vp}-\mathrm{p}$. In general, the voltage drop across REFT and REFB determines the input full-scale range (FSR) of the ADS931. Equation 4 can be used to calculate the span.
FSR = REFT - REFB

Depending on the application, several options are possible to supply the external reference voltages to the ADS931 without degrading the typical performance.

## LOW-COST SOLUTION

The easiest way to achieve the required reference voltages is to place the reference ladder of the ADS931 between the supply rails, as shown in Figure 6. Two additional resistors $\left(\mathrm{R}_{\mathrm{T}}, \mathrm{R}_{\mathrm{B}}\right)$ are necessary to set the correct current through the ladder. The table in Figure 6 lists the value for several possible configurations, however depending on the desired full-scale swing and supply voltage, different resistor values might be selected.

The trade-offs, when selecting this reference circuit, are the variations in the reference voltages due to component tolerances, temperature drift and power supply variations. In any case, it is recommended to bypass the reference ladder with at least $0.1 \mu \mathrm{~F}$ ceramic capacitors, as shown in Figure 6. The purpose of the capacitors is twofold. They will bypass most of the high frequency noise which results from feedthrough of the clock and switching noise from the sample and hold stages. Secondly, they serve as a charge reservoir to supply instantaneous current to internal nodes.

## HIGH ACCURACY SOLUTION

For those application demanding a higher level of dc accuracy and drift a reference circuit with a precision reference element might be used (see Figure 7). A stable +1.2 V


FIGURE 5. Single-Ended, DC-Coupled Interface Circuit.


FIGURE 6. Low-cost Solution to Supply External Reference Voltages.


FIGURE 7. High Accuracy Solution to Supply External Reference Voltages.
reference voltage is established by a two terminal bandgap reference diode, the REF1004-1.2. Using a general-purpose single-supply dual operational amplifier $\left(\mathrm{A}_{1}\right)$, like an OPA2237, OPA2234 or MC34072, the two required reference voltages for the ADS931 can be generated by setting each op amp to the appropriate gain; for example: set REFT to +2 V and REFB to +1 V .

## CLOCK INPUT

The clock input of the ADS931 is designed to accommodate either +3 V or +5 V CMOS logic levels. To drive the clock input with a minimum amount of duty cycle variation and support the maximum sampling rate (30MSPS), high speed or advanced CMOS logic should be used (HC/HCT, $\mathrm{AC} / \mathrm{ACT}$ ). When digitizing at high sampling rates, a $50 \%$
duty cycle, along with fast rise and fall times ( 2 ns or less), are recommended to meet the rated performance specifications. However, the ADS931 performance is tolerant to duty cycle variations of as much as $\pm 10 \%$, which should not affect the performance. For applications operating with input frequencies up to Nyquist ( $\mathrm{f}_{\mathrm{CLK}} / 2$ ) or undersampling applications, special consideration must be made to provide a clock with very low jitter. Clock jitter leads to aperture jitter $\left(\mathrm{t}_{\mathrm{A}}\right)$ which can be the ultimate limitation to achieving good SNR performance. Equation 5 shows the relationship between aperture jitter, input frequency and the signal-tonoise ratio:

$$
\begin{equation*}
\mathrm{SNR}=20 \log 10\left[1 /\left(2 \pi \mathrm{f}_{\mathrm{IN}} \mathrm{t}_{\mathrm{A}}\right)\right] \tag{5}
\end{equation*}
$$

## DIGITAL OUTPUTS

The digital outputs of the ADS931 are standard CMOS stages and designed to be compatible to both high speed TTL and CMOS logic families. The logic thresholds are for low-voltage CMOS: $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$, which allows the ADS931 to directly interface to 3 V logic. The digital output driver of the ADS931 uses a dedicated digital supply pin (pin 2, $\mathrm{LV}_{\mathrm{DD}}$ ), as shown in Figure 8. By adjusting the voltage on $\mathrm{LV}_{\mathrm{DD}}$, the digital output levels will vary respectively. It is recommended to limit the fan-out to one in order to keep the capacitive loading on the data lines below the specified 15 pF . If necessary, external buffers or latches may be used to provide the added benefit of isolating the A/D converter from any digital activities on the bus coupling back high frequency noise, which degrades the performance.

|  | STRAIGHT OFFSET BINARY <br> (SOB) <br> PIN 12 |
| :--- | :---: |
| SINGLE-ENDED INPUT | FLOATING or LO |$|$| 11111111 |
| :--- |
| +FS (IN = REFT Voltage) |
| +FS -1LSB |
| +FS -2LSB |
| +3/4 Full Scale |
| +1/2 Full Scale |
| +1/4 Full Scale |
| +1LSB |
| Bipolar Zero (IN +1.5V) |
| -1LSB |
| -1/4 Full Scale |
| -1/2 Full Scale |
| -3/4 Full Scale |
| -FS +1LSB |
| -FS (IN = REFB Voltage) |

TABLE I. Coding Table for the ADS931.

## POWER-DOWN MODE

The ADS931's low power consumption can be reduced even further by initiating a power-down mode. For this, the Power Down pin (pin 17) must be tied to a logic "High" reducing the current drawn from the supply by approximately $84 \%$. In normal operation, the power-down mode is disabled by an internal pull-down resistor ( $50 \mathrm{k} \Omega$ ).


FIGURE 8. Independent Supply Connection for Output Stage.

During power-down, the digital outputs are set in 3-state. With the clock applied, the converter does not accurately process the sampled signal. After removing the power-down condition, the output data from the following 5 clock cycles is invalid (data latency).

## DECOUPLING AND GROUNDING CONSIDERATIONS

The ADS931 has several supply pins, one of which is dedicated to supply only the output driver $\left(\mathrm{LV}_{\mathrm{DD}}\right)$. The remaining supply pins are not divided into analog and digital supply pins $\left(+\mathrm{V}_{\mathrm{S}}\right)$ since they are internally connected on the chip. For this reason, it is recommended that the converter be treated as an analog component and to power it only from the analog supply. Digital supply lines often carry high levels of noise which can couple back into the converter and limit performance.
Because of the pipeline architecture, the converter also generates high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. Figure 9 shows the recommended decoupling scheme for the analog supplies. In most cases, $0.1 \mu \mathrm{~F}$ ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close as possible to the supply pins. In addition, one larger bipolar capacitor $(1 \mu \mathrm{~F}$ to $22 \mu \mathrm{~F})$ should be placed on the PC board in proximity of the converter circuit.


FIGURE 9. Recommended Bypassing for Analog Supply Pins.

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS931E | ACTIVE | SSOP | DB | 28 | 48 |  <br> no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| ADS931E/1K | ACTIVE | SSOP | DB | 28 | 1000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| ADS931E/1KG4 | ACTIVE | SSOP | DB | 28 | 1000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| ADS931EG4 | ACTIVE | SSOP | DB | 28 | 48 |  <br> no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^0]Copyright © 2006, Texas Instruments Incorporated


[^0]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

