



Sample &

Buv







bq24250, bq24251, bq24253

SLUSBA1G-OCTOBER 2012-REVISED JANUARY 2015

bq2425x 2A Single-Input I<sup>2</sup>C, Stand-Alone Switched-Mode Li-Ion Battery Charger With Power-Path Management

# 1 Features

- High-Efficiency Switched-Mode Charger With Separate Power Path
- Startup System From Deeply Discharged or Missing Battery
- USB Charging Compliant
  - Selectable Input Current Limit of 100 mA, 500 mA, 900 mA, 1.5 A, and 2 A
- BC1.2 Compatible D+, D– Detection
- In Host Mode (After I<sup>2</sup>C Communication Starts and Before Watchdog Timer Times Out)
  - Programmable Battery Charge Voltage, V<sub>BATREG</sub>
  - Programmable Charge Current (I<sub>CHG</sub>)
  - Programmable Input Current Limit (I<sub>LIM</sub>)
  - Programmable Input Voltage-Based Dynamic Power Management Threshold, (V<sub>IN\_DPM</sub>)
  - Programmable Input Overvoltage Protection Threshold (V<sub>OVP</sub>)
  - Programmable Safety Timer
- Resistor Programmable Defaults for:
  - I<sub>CHG</sub> up to 2 A With Current Monitoring Output (ISET)
  - I<sub>LIM</sub> up to 2 A With Current Monitoring Output (ILIM)
  - V<sub>IN\_DPM</sub> (VDPM)
- Watchdog Timer Disable Bit
- Integrated 4.9 V, 50 mA LDO
- Complete System-Level Protection
  - Input UVLO, Input Overvoltage Protection (OVP), Battery OVP, Sleep Mode, VIN\_DPM
  - Input Current Limit
  - Charge Current Limit
  - Thermal Regulation
  - Thermal Shutdown
  - Voltage-Based, JEITA Compatible NTC Monitoring Input
  - Safety Timer
- 20 V Maximum Input Voltage Rating
- 10.5 V Maximum Operating Input Voltage
- Low R<sub>DS(on)</sub> Integrated Power FETs for a Charging Rate of up to 2 A
- Open-Drain Status Outputs

- Synchronous Fixed-Frequency PWM Controller Operating at 3 MHz for Small Inductor Support
- AnyBoot Robust Battery Detection Algorithm
- Charge Time Optimizer for Improved Charge Times at Any Given Charge Current
- 2.40-mm x 2.00-mm 30-Ball DSBGA and 4-mm x 4-mm 24-Pin QFN Packages

# 2 Applications

- Mobile Phones and Smart Phones
- MP3 Players
- Portable Media Players
- Handheld Devices


# 3 Description

The bq24250, bq24251, and bq24253 are highly integrated single-cell Li-Ion battery chargers and system power-path management devices targeted for space-limited, portable applications with high-capacity batteries. The single-cell charger has a single input that operates from either a USB port or an AC wall adapter for a versatile solution.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
bq24250	VQFN (24)	4.00 mm x 4.00 mm		
bq24251 bq24253	DSBGA (30)	2.40 mm x 2.00 mm		

 For all available packages, see the orderable addendum at the end of the datasheet.



2

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Des	cription (continued) 4
6	Dev	ice Options 4
7	Pin	Configuration and Functions 5
8	Spe	cifications8
	8.1	Absolute Maximum Ratings8
	8.2	ESD Ratings8
	8.3	Recommended Operating Conditions 8
	8.4	Thermal Information9
	8.5	Electrical Characteristics9
	8.6	Typical Characteristics 14
9	Deta	ailed Description 16
	9.1	Overview 16
	9.2	Functional Block Diagram 17
	9.3	Feature Description 18

	9.4	Device Functional Modes	30
	9.5	Programming	31
	9.6	Register Maps	33
10	App	lication and Implementation	39
	10.1	Application Information	39
	10.2	Typical Application	39
11	Pow	er Supply Recommendations	42
12	Layo	out	42
	-	Layout Guidelines	
	12.2	Layout Example	43
	12.3	Thermal Considerations	44
13	Devi	ce and Documentation Support	45
	13.1	Related Links	45
	13.2	Trademarks	45
	13.3	Electrostatic Discharge Caution	45
	13.4	Glossary	45
14	Mec	hanical, Packaging, and Orderable	
		mation	45
	14.1	Package Summary	46

# **4** Revision History

C	hanges from Revision F (December 2014) to Revision G Page
•	Deleted Lead temperature (soldering) spec from Absolute Maximum Ratings table. See Package Option Addendum 8
•	Changed table heading from Handling Ratings to ESD Ratings. Moved T <sub>stg</sub> spec to the Absolute Maximum Ratings table 8
•	Changed the test condition of IBAT- Battery discharge current in SYSOFF mode: Removed "(BAT, SW, SYS)"
•	Added spec for I <sub>IN</sub> /I <sub>ILIM</sub> ratio

### Changes from Revision E (December 2013) to Revision F

Cł	hanges from Revision D (July 2013) to Revision E	Page
•	Changed V <sub>LDO</sub> values to (4.65, 4.85, 5.04) and added description in the second column "bq24250". Added one row below for "bq24251 and bq24253" and added values (4.65, 4.95, 5.25).	12
•	Deleted the minimum spec for RILIM-SHORT and changed the typical value to 55 ohm and maximum spec to 75 oh	n. <mark>11</mark>
•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

•	Changed VDPM pin description from "sets a default of 4.36V" to "sets a default of 4.68V"	6
•	Changed text string in the V <sub>IN_DLM</sub> settings description from: "The ISET resistor must be floated in order to avoid an internal fault." to: "The ISET resistor must be connected in order to avoid an unstable charging state."	20
•	Changed text string in the Sleep Mode description from: "sends a single 256µs pulse is sent on the STAT and INT outputs" to: "sends a single 256µs pulse on the STAT and INT outputs"	26
•	Changed text string in the Input Over-Voltage Protection description from: "turns the battery FET, sends a single 256µs pulse is sent on the STAT and INT outputs" to "turns the battery FET, sends a single 256µs pulse on the STAT and INT outputs"	26
•	Added Serial Interface Description	31
•	Changed Register #3 description, B1(4)(5) Name from: "USB_DET_1/EN1" to: "USB_DET_1/EN2"	35
•	Changed Register #3 description, B0(LSB) Name from: "USB_DET_0/EN0" to: "USB_DET_0/EN1"	35

# Page

Page

Page



# XAS STRUMENTS

### Copyright © 2012-2015, Texas Instruments Incorporated



Changed Register #3 description, B1(4)(5) and B0(LSB) FUNCTION entries from: "Return USB detection result or pin EN1/EN0 status -- to "Return USB detection result or pin EN2/EN1 status -- ; changed 00 - DCP detected / from: "EN1=0, EN0=0" to: "EN2=0, EN1=0"; changed 01 - CDP detected / from: "EN1=0, EN0=1" to: "EN2=0, EN1=1"; changed 10 - SDP detected / from: "EN1=1, EN0=0" to: "EN2=1, EN1=0"; and changed 11 - Apple/TT or 

### Changes from Revision C (June 2013) to Revision D

### Page

•	Changed V/DDM Bin Description regulator reference from "1.22\/" to "1.2"	6
•	Changed VDPM Pin Description regulator reference from "1.23V" to "1.2"	
•	Changed text string in D+/D- pin description from "will remain low" to "will remain high impedance"	. 7
•	Added SCL and SDA to Pin Voltage Range spec in the Absolute Maximum Ratings table	. 8
•	Changed spec conditions for Output Current (Continuous), from "IN, SW, SYS, BAT" to "IN, SYS, BAT " in ABS	
	Max Ratings table	. 8
•	Changed Figure 20	25
•	Added text to NTC Monitor description for clarification.	28
•	Added text to Safety Timer description for clarification.	28
•	Changed Fault Condition from "Input Good" to "Input Fault & LDO Low" in Fault Conditions table	29
•	Changed Register #2 Reset state from "1010 1100" to "xxxx 1100"	34
•	Changed Register #4 Reset state from "0000 0000" to "1111 1000"	35
•	Changed Bit B7, B6, B5, B4, B3 FUNCTION description from "(default 0)" to "(default 1)"	35
•	Changed Register #4 Footnote (1) text from "current is 500ma" to "current is external"	35
•	Changed TS_EN description from "When set to a '1' the TS function is disabled" to "When set to a '0', the TS	
	function is disabled"	37
•	Added text to TS_STAT description for clarification	37
•	Changed Register #7, Bit B3 FUNCTION description from "if TERM is true or EN_PTM is true" to "if TERM is	
	true or Force PTM s true"	38

### Changes from Revision B (May 2013) to Revision C

٠	Deleted PREVIEW status note from devices bq24250YFF, bq24251YFF, bq24251RGE, and bq24253RGE in the
	Ordering Information table 45

### Changes from Revision A (March 2013) to Revision B

Added PREVIEW status to devices in the Ordering Information table, except the bg24250RGER and bg24250RGET .... 45

# Page Changes from Original (October 2012) to Revision A Changed From: Product Brief To: Full data sheet...... 1 Changed text in the F/S Mode Protocol section from "...to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0" to "...to either transmit data to the slave (R/W bit 0) or receive data from the slave

Page

### Page



# **5** Description (continued)

The power-path management feature allows the bq24250, bq24251, and bq24253 to power the system from a high-efficiency DC-DC converter while simultaneously and independently charging the battery. The charger monitors the battery current at all times and reduces the charge current when the system load requires current above the input current limit. This reduced charge current allows for proper charge termination and enables the system to run with a defective or absent battery pack. Additionally, this reduced charge current enables instant system turnon even with a totally discharged battery or no battery. The architecture of the power-path management also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents. This supplementation of current requirements enables the use of a smaller adapter.

The battery is charged in four phases: trickle charge, precharge, constant current, and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if the internal temperature threshold is exceeded. Additionally, a voltage-based, JEITA compatible battery pack thermistor monitoring input (TS) that monitors battery temperature for safe charging is included.


# 6 Device Options

DEVICE	DEFAULT OVPD+/D- OR EN1/EN2INT OR PGDEFAULT VOREG						MINSYS	TS PROFILE	I <sup>2</sup> C OR STAND ALONE	I <sup>2</sup> C ADDRESS
bq24250	10.5V	EN1/EN2	INT	4.2V	3.5V	JEITA	I <sup>2</sup> C + SA	0x6A		
bq24251	10.5V	D+/D-	PG	4.2V	3.5V	JEITA	I <sup>2</sup> C + SA	0x6A		
bq24253	10.5V	D+/D- and EN1/EN2	PG	4.2V	3.5V	JEITA	SA Only	N/A		

4



# 7 Pin Configuration and Functions



Copyright © 2012-2015, Texas Instruments Incorporated

# **bq24250**, **bq24251**, **bq24253** SLUSBA1G – OCTOBER 2012 – REVISED JANUARY 2015

www.ti.com

NSTRUMENTS

Texas

	Pin Functions										
			PI	N	1		_				
NAME	bq24	1250	bq24	1251	bq24	4253	I/O	DESCRIPTION			
	YFF	RGE	YFF	RGE	YFF	RGE					
IN	A5,B5,C5	19	A5,B5,C5	19	A5,B5,C5	19	I	Input power supply. IN is connected to the external DC supply (AC adapter or USB port). Bypass IN to PGND with >2µF ceramic capacitor			
PMID	D5	20	D5	20	D5	20	Т	Connection between blocking FET and high-side FET.			
SW	A4, B4, C4	17–18	A4, B4, C4	17–18	A4, B4, C4	17–18	0	Inductor Connection. Connect to the switching side of the external inductor.			
BOOT	E5	21	E5	21	E5	21	I	High Side MOSFET Gate Driver Supply. Connect a $0.033\mu$ F ceramic capacitor (voltage rating > 15V) from BOOT to SW to supply the gate drive for the high side MOSFETs.			
PGND	A3, B3, C3, F3	15–16	A3, B3, C3, F3	15–16	A3, B3, C3, F3	15–16		Ground terminal. Connect to the ground plane of the circuit.			
SYS	A2, B2, C2	13–14	A2, B2, C2	13–14	A2, B2, C2	13–14	I	System Voltage Sense and switched-mode power supply (SMPS) output filter connection. Connect SYS to the system output at the output bulk capacitors. Bypass SYS locally with >20µF.			
BAT	A1, B1, C1	11–12	A1, B1, C1	11–12	A1, B1, C1	11–12	I/O	Battery Connection. Connect to the positive terminal of the battery. Additionally, bypass BAT with a $>1\mu$ F capacitor.			
тѕ	F1	9	F1	9	F1	9	I	Battery Pack NTC Monitor. Connect TS to the center tap of a resistor divider from LDO to GND. The NTC is connected from TS to GND. The TS function provides 4 thresholds for JEITA or PSE compatibility. See the <i>NTC Monitor</i> section for more details on operation and selecting the resistor values.			
VDPM	E4	23	E4	23	E4	23	1	Input DPM Programming Input. Connect a resistor divider between IN and GND with VDPM connected to the center tap to program the Input Voltage based Dynamic Power Management threshold ( $V_{IN\_DPM}$ ). The input current is reduced to maintain the supply voltage at $V_{IN\_DPM}$ . The reference for the regulator is 1.2V. Short pin to GND if external resistors are not desired—this sets a default of 4.68V for the input DPM threshold.			
ISET	D1	10	D1	10	D1	10	I	Charge Current Programming Input. Connect a resistor from ISET to GND to program the fast charge current. The charge current is programmable from 300mA to 2A.			
ILIM	F5	22	F5	22	F5	22	I	Input Current Limit Programming Input. Connect a resistor from ILIM to GND to program the input current limit for IN. The current limit is programmable from 0.5A to 2A. ILIM has no effect on the USB input. If an external resistor is not desired, short to GND for a 2A default setting.			
CE	D4	1	D4	1	D4	1	I	Charge Enable Active-Low Input. Connect CE to a high logic level to place the battery charger in standby mode.			
EN1	D3	2	_	_	F2	5	I	Input Current Limit Configuration Inputs. Use			
EN2	D2	3	-	-	E2	6	I	EN1, and EN2 to control the maximum input current and enable USB compliance. See Table 1 for programming details.			
CHG	_	-	_	-	E3	7	0	Charge Status Open Drain Output. CHG is pulled low when a charge cycle starts and remains low while charging. CHG is high impedance when the charging terminates and when no supply exists. CHG does not indicate recharge cycles.			



### **bq24250**, **bq24251**, **bq24253** SLUSBA1G – OCTOBER 2012 – REVISED JANUARY 2015

### www.ti.com

# Pin Functions (continued)

			Р	IN					
NAME	bq2	4250	bq2	4251	bq2	4253	I/O	DESCRIPTION	
	YFF	RGE	YFF	RGE	YFF	RGE			
PG	_	_	E1	8	E1	8	ο	Power Good Open Drain Output. $\overline{PG}$ is pulled low when a valid supply is connected to IN. A valid supply is between V <sub>BAT</sub> +V <sub>SLP</sub> and V <sub>OVP</sub> . If no supply <u>is connected</u> or the supply is out of this range, $\overline{PG}$ is high impedance.	
STAT	E3	7	E3	7	-	_	0	Status Output. STAT is an open-drain output that signals charging status and fault interrupts. STAT pulls low during charging. STAT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 256µs pulse is sent out as an interrupt for the host. STAT is enabled/disabled using the EN_STAT bit in the control register. STAT will indicate recharge cycles. Connect STAT to a logic rail using an LED for visual indication or through a 10k $\Omega$ resistor to communicate with the host processor.	
INT	E1	8	_	_	_	-	0	Status Output. INT is an open-drain output that signals charging status and fault interrupts. INT pulls low during charging. INT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 256 $\mu$ s pulse is sent out as an interrupt for the host. INT will indicate recharge cycles. Connect INT to a logic rail through a 10k $\Omega$ resistor to communicate with the host processor.	
SCL	E2	6	E2	6	-	-	I	$I^2C$ Interface Clock. Connect SCL to the logic rail through a $10k\Omega$ resistor.	
SDA	F2	5	F2	5	-	-	I/O	$I^2C$ Interface Data. Connect SDA to the logic rail through a $10k\Omega$ resistor.	
D+	-	-	D3	2	D3	2	Ι	BC1.2 compatible D+/D- Based Adapter	
D-	_	_	D2	3	D2	3	I	Detection. Detects DCP, SDP, and CDP. Also complies with the unconnected dead battery provision clause. D+ and D- are connected to ti D+ and D– outputs of the USB port at power up Also includes the detection of Apple <sup>™</sup> and TomTom <sup>™</sup> adapters where <u>a 500mA</u> input current limit is enabled. The PG pin will remain high impedance until the detection has completed.	
LDO	F4	24	F4	24	F4	24	ο	LDO output. LDO is regulated to 4.9V and drives up to 50mA. Bypass LDO with a 1 $\mu$ F ceramic Capacitor. LDO is enabled when V <sub>UVLO</sub> < V <sub>IN</sub> <18V.	
AGND	_	4	_	4	_	4		Analog Ground for QFN only. Connect to the thermal pad and the ground plane of the circuit.	

# 8 Specifications

# 8.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	IN	-0.3	22	V
	SW	-0.7	12	V
Pin Voltage Range (with	BOOT	-0.3	20	V
respect to GND)	LDO,STAT, INT, /CHG, /PG, EN1, EN2, EN3, /CE, D+, D-, ILIM, ISET, VDPM, TS, SCL, SDA	-0.3	7	V
	SYS, BAT	-0.3	5	V
BOOT relative to SW			7	V
Output Current	IN		2	~
(Continuous)	SYS, BAT		4	A
Output Sink Current	STAT, /CHG, /PG		5	mA
Operating free-air tempera	Operating free-air temperature range		85	°C
Junction temperature, T <sub>J</sub>		-40	125	°C
Input Power IN			15	W
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 8.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 8.3 Recommended Operating Conditions

All voltages are with respect to PGND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages

		MIN	MAX	UNIT
V <sub>IN</sub>	IN voltage range	4.35	18 <sup>(1)</sup>	V
	IN operating voltage range	4.35	10.5	v
I <sub>IN</sub>	Input current		2	А
I <sub>CHG</sub>	Current in charge mode, BAT		2	А
I <sub>DISCHG</sub>	Current in discharge mode, BAT		4	А
R <sub>ISET</sub>	Charge current programming resistor range	75		Ω
R <sub>ILIM</sub>	Input current limit programming resistor range	105		Ω
P <sub>IN</sub>	Input Power		12	W
TJ	Operating junction temperature range	0	125	°C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOT or SW pins. Small routing loops for the power nets in layout minimize switching noise.



# 8.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	YFF (30 PINS)	RGE (24 PINS)	UNIT
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	76.5	32.9	
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	0.2	32.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	44	10.6	°C/W
ΨJT	Junction-to-top characterization parameter	1.6 0.3		°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	43.4	10.7	
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	2.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 8.5 Electrical Characteristics

 $V_{UVLO} < V_{IN} < V_{OVP}$  and  $V_{IN} > V_{BAT} + V_{SLP}$ ,  $T_J = 0^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CU	RRENTS					
		$\label{eq:VDPM} \begin{array}{l} V_{DPM} < V_{IN} < V_{OVP} \text{ AND } V_{IN} > \\ V_{BAT} + V_{SLP} \text{ PWM switching,} \\ \text{CE Enable} \end{array}$		13		mA
I <sub>IN</sub>	Supply current from IN	$\label{eq:VDPM} \begin{array}{l} V_{DPM} < V_{IN} < V_{OVP} \text{ AND } V_{IN} > \\ V_{BAT} + V_{SLP} \text{ PWM switching,} \\ \text{CE Disable} \end{array}$			5	ША
		V <sub>IN</sub> = 5.5V, 0°C< T <sub>J</sub> < 85°C, High-Z Mode		170	225	μA
	Battery discharge current in high impedance mode, (BAT, SW, SYS)	$0^{\circ}$ C< T <sub>J</sub> < 85°C, VBAT = 4.2 V, VIN = 0V or 5V, High-Z Mode		16		
I <sub>BAT</sub>	Battery discharge current in SYSOFF mode	0°C< T <sub>J</sub> < 85°C, VBAT = 4.2 V, VIN < UVLO, SYSOFF Mode			1	μA
POWER-P	ATH MANAGEMENT					
	System Regulation Voltage	MINSYS stage (no DPM or DPPM)	-1%	3.52	1%	
		MINSYS stage (DPM or DPPM active)	-1.50%	V <sub>MINSYS</sub> –200mV	1.50%	
V <sub>SYSREG</sub>		BATREG stage		V <sub>BAT</sub> + I <sub>CHG</sub> R <sub>on</sub>		V
		SYSREG stage	V <sub>BATREG</sub> +2.1%	V <sub>BATREG</sub> +3.1%	V <sub>BATRE</sub> G +4.1%	
V <sub>SPLM</sub>	Enter supplement mode voltage threshold	V <sub>BAT</sub> = 3.6V		V <sub>BAT</sub> – 40mV		V
I <sub>SPLM</sub>	Exit supplement mode current threshold	V <sub>BAT</sub> = 3.6V		20		mA
t <sub>DGL(SC1)</sub>	Deglitch Time, OUT Short Circuit during Discharge or Supplement Mode	Measured from $(V_{BAT} - V_{SYS})$ = 300 mV		740		μs
t <sub>REC(SC1)</sub>	Recovery Time, OUT Short Circuit during Discharge or Supplement Mode			64		ms
BATTERY	CHARGER					
R <sub>ON(BAT-</sub>	Internal bottony abarran MOOFFT on encidence	Measured from BAT to SYS, $V_{BAT} = 4.2V$ (WCSP)		20	30	
SYS)	Internal battery charger MOSFET on-resistance	Measured from BAT to SYS, $V_{BAT} = 4.2V$ (QFN)		30	40	mΩ

Copyright © 2012–2015, Texas Instruments Incorporated

# **Electrical Characteristics (continued)**

$V_{UVLO} < V_{IN} < V_{OVP}$ and $V_{IN} > V_{BAT} + V_{SLP}$ , $T_J = 0^{\circ}C - 125^{\circ}C$ and $T_J = 25^{\circ}C$ for typical values (i	<ul> <li>(unless otherwise noted)</li> </ul>	)
--	--	---

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	I <sup>2</sup> C host mode	Operating in voltage regulation, Programmable Range	3.5		4.44	V
V <sub>BATREG</sub>	SA mode or I <sup>2</sup> C default mode			4.2		
	Voltage Regulation Acquiracy	$T_J = 25^{\circ}C$	-0.5%		0.5%	
	Voltage Regulation Accuracy	$T_J = 0^{\circ}C$ to 125°C	-0.75%		0.75%	
I <sub>CHG</sub>	Fast Charge Current Range	$V_{LOWV} \le V_{BAT} < V_{BAT(REG)}$	500		2000	mA
	Fast Charge Current Accuracy	I <sup>2</sup> C mode	-7%		7%	
I <sub>CHG-LOW</sub>	Low Charge Current Setting	Set via I <sup>2</sup> C	297	330	363	mA
K <sub>ISET</sub>	Programmable Fast Charge Current Factor	$I_{CHG} = \frac{K_{ISET}}{R_{ISET}}$	232.5	250	267.5	AΩ
V <sub>ISET</sub>	Maximum ISET pin voltage (in regulation)			0.42		V
R <sub>ISET-</sub> SHORT	Short circuit resistance threshold		45	55	75	Ω
	Pre-charge to fast charge threshold	Rising	2.9	3	3.1	V
V <sub>LOWV</sub>	Hysteresis for V <sub>LOWV</sub>	Battery voltage falling		100		mV
I <sub>PRECHG</sub>	Pr-charge current (V <sub>BATUVLO</sub> < V <sub>BAT</sub> < V <sub>LOWV</sub> )	Ipre-chg is a precentile of the external fast charge settings.	8	10	12	%
t <sub>DGL(LOWV)</sub>	Deglitch time for pre-charge to fast charge transition			32		ms
V <sub>BAT_UVLO</sub>	Battery Under voltage lockout threshold	V <sub>BAT</sub> rising	2.37	2.5	2.63	V
	Battery UVLO hysteresis			200		mV
VBATSHRT	Trickle charge to pre-charge threshold		1.9	2	2.1	V
	Hysteresis for VBATSHRT	Battery voltage falling		100		mV
IBATSHRT	Trickle charge mode charge current (V <sub>BAT</sub> < V <sub>BATSHRT</sub> )		25	35	50	mA
t <sub>DGL(BATSH</sub> RT)	Deglitch time for trickle charge to pre-charge transition			256		us
	Termination Current Threshold	Termination current on SA only		10		%ICHG
ITERM	Termination Current Threshold Tolerance		-10%		10%	
t <sub>DGL(TERM)</sub>	Deglitch time for charge termination	Both rising and falling, 2-mV over-drive, t <sub>RISE</sub> , t <sub>FALL</sub> = 100 ns		64		ms
V <sub>RCH</sub>	Recharge threshold voltage	Below V <sub>BATREG</sub>	70	115	160	mV
t <sub>DGL(RCH)</sub>	Deglitch time	$V_{BAT}$ falling below $V_{RCH}$ , $t_{FALL}$ = 100 ns		32		ms
BATTERY I	DETECTION					
V <sub>BATREG_</sub> HI	Battery Detection High Regulation Voltage	Same as V <sub>BATREG</sub>		V <sub>BATREG</sub>		V
V <sub>BATREG_L</sub> 0	Battery Detection Low Regulation Voltage	360 mV offset from $V_{BATREG}$		V <sub>BATREG</sub> –480mV		V
V <sub>BATDET Hi</sub>	Battery detection comparator	V <sub>BATREG</sub> = VBATREG_HI		V <sub>BATREG</sub> –120mV		V
V <sub>BATDET LO</sub>	Battery detection comparator	$V_{BATREG} = V_{BATREG_LO}$		V <sub>BATREG</sub> +120mV		V
IDETECT	Battery Detection Current Sink	Always on during battery detection		7.5		mA
t <sub>DETECT</sub>	Battery detection time	For both $V_{BATREG_HI}$ and $V_{BATREG_LO}$		32		ms
Tsafe	Safety Timer Accuracy		-10%		+10%	



# **Electrical Characteristics (continued)**

 $V_{UVLO} < V_{IN} < V_{OVP}$  and  $V_{IN} > V_{BAT} + V_{SLP}$ ,  $T_J = 0^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT PRO	DTECTION					
		I <sub>IN_LIMIT</sub> = 100 mA	90	95	100	mA
		$I_{IN\_LIMIT} = 150 \text{ mA}$	135	142.5	150	
		$I_{IN\_LIMIT} = 500 \text{ mA}$	450	475	500	
		I <sub>IN_LIMIT</sub> = 900 mA	810	860	910	
I <sub>IN</sub>	Input current limiting	I <sub>IN_LIMIT</sub> = 1500 mA	1400	1475	1550	
		I <sub>IN_LIMIT</sub> = 2000 mA	1850	1950	2050	
		I <sub>IN_LIMIT</sub> = External	ILIN	$M = \frac{K_{ILIM}}{R_{ILIM}}$		
I <sub>LIM</sub>	Maximum input current limit programmable range for IN input		500		2000	mA
K <sub>ILIM</sub>	Maximum input current factor for IN input	I <sub>LIM</sub> = 500 mA to 2.0 A	240	270	300	AΩ
V <sub>ILIM</sub>	Maximum ILIM pin voltage (in regulation)			0.42		V
I <sub>IN</sub> /I <sub>ILIM</sub>	Ratio between input current and the ILIM pin current in external control or stand alone mode	External ILIM control or stand alone		540		A/A
R <sub>ILIM-</sub> SHORT	Short circuit resistance threshold			55	75	Ω
	V threshold range	SA mode	4.2		10	
V <sub>IN_DPM</sub>	V <sub>IN_DPM</sub> threshold range	I <sup>2</sup> C mode	4.2		4.76	
	$V_{\text{IN\_DPM}}$ threshold for USB Input in SA mode	USB100, USB150, USB500, USB900, current limit selected. Also I <sup>2</sup> C register default.	4.27	4.36	4.45	v
	V <sub>IN_DPM</sub> threshold with adaptor current limit and VDPM shorted to GND	Must set to external resistor settings via the EN1/EN2 pins	V <sub>IN_DPM</sub>	V <sub>IN_DPM</sub>	V <sub>IN_DPM</sub>	
		or the I <sup>2</sup> C register interface. Both I <sup>2</sup> C and SA mode	-2%		+2%	
1/	V <sub>IN_DPM</sub> threshold Accuracy DPM regulation voltage	External resistor setting only	-2% 1.15	1.2	2% 1.25	V
V <sub>REF_DPM</sub>	VIN_DPM short threshold	If VDPM is shorted to ground, V <sub>IN_DPM</sub> threshold will use internal default value	1.15	0.3	1.23	V
	IC active threshold voltage	V <sub>IN</sub> rising	3.15	3.35	3.5	V
V <sub>UVLO</sub>	IC active hysteresis	V <sub>IN</sub> falling from above V <sub>UVLO</sub>		175		mV
V <sub>SLP</sub>	Sleep-mode entry threshold, V <sub>IN-VBAT</sub>	$2.0 V \le V_{BAT} \le V_{BATREG}, V_{IN}$	0	50	100	mV
• 3LP	Sleep-mode exit hysteresis, V <sub>IN-VBAT</sub>	2.0 V ≤ V <sub>BAT</sub> ≤ V <sub>BATREG</sub>	40	100	160	mV
t <sub>DGL(SLP)</sub>	Deglitch time for IN rising above VIN+VSLP_EXIT	Rising voltage, 2-mV over drive, t <sub>RISE</sub> = 100 ns		32		ms
V <sub>OVP</sub>	Input supply OVP threshold voltage	IN rising	Input OVP –200mV	Input OVP	Input OVP +200m V	V
	VOVP hysteresis	IN falling from V <sub>OVP</sub>		100		mV
t <sub>DGL(OVP)</sub>	Deglitch time for IN Rising above VOVP	IN rising voltage, t <sub>RISE</sub> = 100 ns		32		ms
V <sub>BOVP</sub>	Battery OVP threshold voltage	V <sub>BAT</sub> threshold over V <sub>BATREG</sub> to turn off charger during charge	102.5	105	107.5	% V <sub>BATRE</sub> G
	VBOVP hysteresis	Lower limit for $V_{\text{BAT}}$ falling from above $V_{\text{BOVP}}$		1		% V <sub>BATRE</sub> G
t <sub>DGL(BOVP)</sub>	BOVP Deglitch	Battery entering/exiting BOVP		1		ms

Copyright © 2012–2015, Texas Instruments Incorporated

# **Electrical Characteristics (continued)**

 $V_{UVLO} < V_{IN} < V_{OVP}$  and  $V_{IN} > V_{BAT} + V_{SLP}$ ,  $T_J = 0^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETI		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM CON	/ERTER					ų	
R <sub>ON(BLK)</sub>	Internal blocking MOSF	ET on-resistance	Measured from IN to PMID (WCSP & QFN)		60	100	mΩ
R <sub>ON(HS)</sub>	Internal high-side MOSI	FET on-resistance	Measured from PMID to SW (WCSP & QFN)		100	150	mΩ
R <sub>ON(LS)</sub>	Internal low-side MOSF	ET on-resistance	Measured from SW to PGND (WCSP & QFN)		110	165	mΩ
I <sub>CbC</sub>	Cycle-by-cycle current l	imit	VSYS shorted	2.6	3.2	3.8	А
f <sub>OSC</sub>	Oscillator frequency			2.7	3	3.3	MHz
D <sub>MAX</sub>	Maximum duty cycle				95%		
D <sub>MIN</sub>	Minimum duty cycle			0%			
-	Thermal trip				150		°C
T <sub>SHTDWN</sub>	Thermal hysteresis				10		
T <sub>REG</sub>	Thermal regulation three	shold	Charge current begins to cut off		125		
LDO (LINE	AR DROPOUT)						
		bq24250		4.65	4.85	5.04	
V <sub>LDO</sub>	LDO Output Voltage	bq24251 and bq24253	$V_{IN} = 5.5 V, I_{LDO} = 0 \text{ to } 50 \text{ mA}$	4.65	4.95	5.25	V
ILDO	Maximum LDO Output (			50			mA
V <sub>DO</sub>	LDO Dropout Voltage (		V <sub>IN</sub> = 5.0 V, I <sub>LDO</sub> = 50 mA		200	300	mV
	PACK NTC MONITOR (1						
V <sub>HOT</sub>	High temperature thresh		V <sub>TS</sub> falling	29.6	30	30.4	
V <sub>HYS(HOT)</sub>	Hysteresis on high three		V <sub>TS</sub> rising		1		
V <sub>WARM</sub>	Warm temperature three		V <sub>TS</sub> falling	37.9	38.3	38.7	
V <sub>HYS(WARM</sub>	Hysteresis on warm ten		V <sub>TS</sub> rising	0.10	1		
V <sub>COOL</sub>	Cool temperature thresh	nold	V <sub>TS</sub> rising	56.1	56.5	56.9	
V <sub>HSY(COOL)</sub>	Hysteresis on cool temp		V <sub>TS</sub> falling		1		$\% V_{LDO}$
V <sub>COLD</sub>	Low temperature thresh		V <sub>TS</sub> rising	59.6	60	60.4	
V <sub>HYS(COLD)</sub>	Hysteresis on low thres		V <sub>TS</sub> falling		1		
V <sub>FRZ</sub>	Freeze temperature three		V <sub>TS</sub> rising	62	62.5	63	
V <sub>HYS(FRZ)</sub>	Hysteresis on freeze thr		V <sub>TS</sub> falling		1		
V <sub>TS_DIS</sub>	TS disable threshold		. 13	70	· · ·	73	
t <sub>DGL(TS)</sub>	Deglitch time on TS cha	ange		10	32		ms
	-	CE2, BATREG, SCL, SDA	DBP)		02		1110
V <sub>IH</sub>	Input high threshold	022, 27, 11, 120, 002, 027	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1			V
V <sub>IL</sub>	Input low threshold					0.4	V
	UTPUTS (CHG, PG, STA		-			0.4	v
V <sub>OL</sub>	Low-level output saturat		I <sub>O</sub> = 5 mA, sink current			0.4	V
	High-level leakage curre	-	Hi-Z and 5V applies			0.4	μA
I <sub>IH</sub> TIMERS	I lightevel leakage culle	JII.	TILZ and JV applies			1	μΑ
	15 min cafety timer				2700		
	45 min safety timer						-
t <sub>SAFETY</sub>	6 hr safety timer				21600		S
	9 hr safety timer				32400		
t <sub>WATCH</sub> - DOG	Watch dog timer				50		s




# **Electrical Characteristics (continued)**

 $V_{UVLO} < V_{IN} < V_{OVP}$  and  $V_{IN} > V_{BAT} + V_{SLP}$ ,  $T_J = 0^{\circ}C - 125^{\circ}C$  and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
D+/D- DETECTION								
I <sub>DP_SRC</sub>	D+ current source for DCD	DCD	7		13	μA		
R <sub>DM_DWN</sub>	D- pull-down resistance for DCD	DCD	14.25		24.8	kΩ		
V <sub>DP_LOW</sub>	D+ low comparator threshold for DCD	DCD	0.85	0.9	0.95	V		
V <sub>DP_SRC</sub>	D+ source voltage for Primary Detection	Primary Detection	0.5	0.6	0.7	V		
I <sub>DP_SRC_PD</sub>	D+ source voltage output current for Primary Detection	Primary Detection	200			μA		
I <sub>DM_SINK</sub>	D- sink current for Primary Detection	Primary Detection	50	100	150	μA		
V <sub>DAT_REF</sub>	Primary Detection threshold	Primary Detection	250	325	400	mV		
V <sub>LGC</sub>	Primary Detection threshold	Primary Detection	0.85	0.9	0.95	V		
V <sub>DM_SRC</sub>	D- source voltage for Secondary Detection	Secondary Detection	0.5	0.6	0.7	V		
I <sub>DM_SRC_PD</sub>	D- source voltage output current for Secondary Detection	Secondary Detection	200			μA		
I <sub>DP_SINK</sub>	D+ sink current for Secondary Detection	Secondary Detection	50	100	150	μA		
V <sub>DAT_REF</sub>	Secondary Detection threshold	Secondary Detection	250	325	400	mV		
V <sub>ATT_LO</sub>	Apple/TomTom detection low threshold	Apple/TomTom Detection	1.8	1.85	1.975	V		
V <sub>ATT_HI</sub>	Apple/TomTom detection high threshold	Apple/TomTom Detection	3.2	3.5	3.8	V		
		D-, switch open		4.5		- 5		
Cl	Input Capacitance	D+, switch open		4.5		pF		
		D-, switch open	-1		1	۵		
I <sub>D_LKG</sub>	Leakage Current into D+/D-	D+, switch open	-1		1	μA		




# 8.6 Typical Characteristics






# **Typical Characteristics (continued)**



# **Typical Characteristics (continued)**



# 9 Detailed Description


# 9.1 Overview

The bq24250 is a highly-integrated, single-cell, Li-Ion battery charger with integrated current sense resistors targeted for space-limited, portable applications with high-capacity batteries. The single-cell charger has a single input that operates from either a USB port or AC wall adapter for a versatile solution.

The bq24250 device has two modes of operation: 1) I2C mode, and 2) standalone mode. In I2C mode, the host adjusts the charge parameters and monitors the status of the charger operation. In standalone mode, the external resistor sets the input-current limit, and charge current limit. Standalone mode also serves as the default settings when a DCP adapter is present. It enters host mode while the I2C registers are accessed and the watchdog timer has not expired (if enabled). The battery is charged in four phases: trickle charge, pre-charge, constant current and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if the internal temperature threshold is exceeded.



# 9.2 Functional Block Diagram



# 9.3 Feature Description

## 9.3.1 Charge Profile

The bq2425x family provides a switch-mode buck regulator with output power path and a charge controller to provide optimum performance over the full battery charge cycle. The control loop for the buck regulator has 7 primary feedback loops that can set the duty cycle:

- 1. Constant Current (CC)
- 2. Constant Voltage (CV)
- 3. Minimum System Voltage (MINSYS)
- 4. Input Current (IILIM)
- 5. Input Voltage (VIN DPM)
- 6. Die Temperature
- 7. Cycle by Cycle Current

The feedback with the minimum duty cycle will be chosen as the active loop. The bq24250, 1, 3 support a precision Li-Ion or Li-Polymer charging system for single-cell applications. The Dynamic Power Path Management (DPPM) feature regulates the system voltage to a minimum of  $V_{MINSYS}$ , so that startup is enabled even with a missing or deeply discharged battery. This provides a much better overall user experience in mobile applications. Figure 15 illustrates a typical charge profile while also demonstrating the minimum system output voltage regulation.




Figure 15. bq24250 Charge Profile and Minimum System Output Voltage Regulation

Figure 16 demonstrates a measured charge profile with the bq2425X while charging a 2700mAh Li-Ion battery at a charge rate of 1A.



# Feature Description (continued)






Figure 16. bq24250 Charge Profile while Charging a 2700-mAh Battery at a 1A Charge Rate

Figure 17 illustrates the precharge behavior of the above charge profile by narrowing the time axis to 0 - 120 seconds.





# 9.3.2 EN1 and EN2 Pins

The bq24250 is I<sup>2</sup>C and Stand Alone part. The EN1 and EN2 pins are available in this IC spin to support USB 2.0 compliance. These pins are used for Input Current Limit Configuration I. Set EN1 and EN2 to control the maximum input current and enable USB compliance. See Table 1 below for programming details.

Copyright © 2012–2015, Texas Instruments Incorporated



### Feature Description (continued)

The bq24251 is also an I<sup>2</sup>C and Stand Alone part. The EN1 and EN2 are not available for this spin but the D+/Dare available to support the BC1.2 D+/D- Based Adapter Detection. It detects DCP, SDP, and CDP. Also it complies with the unconnected dead battery provision clause. D+ and D- pins are connected to the D+ and Doutputs of the USB port at power up. Also includes the detection of Apple<sup>TM</sup> and TomTom<sup>TM</sup> adapters where a 500mA input current limit is enabled. The /PG pin will remain high impedance state until the detection is completed.

The bq24253 is only Stand Alone part. Both of the D+/D- and EN1/EN2 are available for this spin. During power up, the device checks first for the D+/D-. The EN1 and EN2 do not take effect until D+/D- detection routine is over and a change on the status of the EN1 and EN2 occurred.

When the input current limit pins change state, the  $V_{IN_{DPM}}$  threshold changes as well. See Table 1 for the detailed truth table:

Table 1. EN1	and EN2	Truth	Table <sup>(1)</sup>
--------------	---------	-------	----------------------

EN2	EN1 Input Current Limit		V <sub>IN_DPM</sub> Threshold
0	0	500mA	4.36V
0	1	Externally programmed by ILIM (up to 2.0A)	Externally programmed VDPM
1	1 0 100mA 4.36V		4.36V
1	1	Input Hi-Z	None

(1) USB3.0 support available. Contact your local TI representative for details.

### 9.3.3 External Settings: ISET, ILIM and VIN\_DPM

If the external resistor settings are used, the following equations can be followed to configure the charge settings.

The fast charge current resistor ( $R_{ISET}$ ) can be set by using the following formula:

$$\mathsf{R}_{\mathsf{ISET}} = \frac{\mathsf{K}_{\mathsf{ISET}}}{\mathsf{I}_{\mathsf{FC}}} = \frac{250}{\mathsf{I}_{\mathsf{FC}}} \tag{1}$$

Where I<sub>FC</sub> is the desired fast charge current setting in Amperes.

The input current limit resistor ( $R_{ILIM}$ ) can be set by using the following formula:

$$\mathsf{R}_{\mathsf{ILIM}} = \frac{\mathsf{K}_{\mathsf{ILIM}}}{\mathsf{I}_{\mathsf{IC}}} = \frac{270}{\mathsf{I}_{\mathsf{IC}}} \tag{2}$$

Where  $I_{IC}$  is the desired input current limit in Amperes.

Based on the application diagram reference designators, the resistor R1 and R2 can be calculated as follows to set  $V_{IN_DPM}$ :

$$V_{\text{IN}\_\text{DPM}} = V_{\text{REF}\_\text{DPM}} \times \frac{R_1 + R_2}{R_2} = 1.2 \text{V} \times \frac{R_1 + R_2}{R_2}$$
(3)

 $V_{IN\_DPM}$  should be chosen first along with R<sub>1</sub>. Choosing R<sub>1</sub> first will ensure that R<sub>2</sub> will be greater than the resistance chosen. This is the case since  $V_{IN\_DPM}$  should be chosen to be greater than 2x  $V_{REF\_DPM}$ .

If external resistors are not desired in order to reduce the BOM count, the VDPM and the ILIM pins can be shorted to set the internal defaults. The ISET resistor must be connected in order to avoid an unstable charging state. Note that floating the ILIM pin will result in zero charge current if the external ISET is configured via the I<sup>2</sup>C register. Table 2 summarizes the settings when the ILIM, ISET, and V<sub>IN DPM</sub> pins are shorted to GND:

PIN SHORTED	BEHAVIOR			
ILIM	Input current limit = 2A			
VDPM	$V_{IN_{DPM}} = 4.68V$			
ISET	Fault—Charging Suspended			

Table 2. ILIM	, VDPM,	, and ISET	Short	<b>Behaviors</b>
---------------	---------	------------	-------	------------------



### 9.3.4 BC1.2 D+/D- Detection

The bq24251 and the bq24253 include a fully BC1.2 compatible D+/D- source detection. This detection supports the following types of ports:

- DCP (dedicated charge port)
- CDP (charging downstream port)
- SDP (standard downstream port)
- Apple<sup>™</sup>/TomTom<sup>™</sup> ports

This D+/D- detection algorithm does not support ACA (accessory charge adapter) identification, but the input current will default to 500mA when a charge port is attached to the ACA and bq24251/3 is connected to the OTG port.

The D+/D– detection algorithm is only active when the device is in standalone mode (e.g. the host is not communicating with the device and the watch dog timer has expired). However, when the device is in host mode (e.g. host is communicating via  $l^2C$  to the device) writing a '1' to register 0x04 bit location 4 (DPDM\_EN) forces the device to perform a D+/D– detection. This allows the D+/D– detection to be enabled in both host mode and default mode. The current limit will not be implemented in host mode.

As described previously, the bq24253 is only a Stand Alone part. Both of the D+/D- and EN1/EN2 are available for this spin. The below flow diagram illustrates the behavior of the bq24253 in D+/D- detection and the effect of the EN1/EN2. During power up, the device checks first for the D+/D-. The EN1 and EN2 do not take effect until D+/D- detection routine is over and a change on the status of the EN1 and EN2 occurred.

bq24250, bq24251, bq24253

SLUSBA1G - OCTOBER 2012 - REVISED JANUARY 2015






Figure 18. bq24253 D+/D- and EN1/EN2

The D+/D- detection algorithm has 5 primary states. These states are termed the following:

- 1. Data Contact Detect
- 2. Primary Detection
- 3. Secondary Detection
- 4. Non-standard Adapter Detection (for Apple<sup>™</sup> / TomTom<sup>™</sup>)
- 5. Detection Configuration

The DCD state determines if the device has properly connected to the D+/D- lines. If the device is not in host mode and VBUS is inserted (or DPDM\_EN is true) the device enters the DCD state and enable the appropriate algorithm. If the DCD timer expires, the device enters the Non-standard Adapter Detection (for Apple<sup>TM</sup> / TomTom<sup>TM</sup>) state. Otherwise it enters the Primary Detection state.



When entering the Primary Detection state, the appropriate algorithm is enabled to determine whether to enter the secondary detection state for DCP and CDP or the secondary detection state for SDP/Non-Standard adaptors.

The non-standard adapter detection state for Apple<sup>™</sup> / TomTom<sup>™</sup> tests for the unique conditions for these nonstandard adapters. If the algorithm passes the unique conditions found with these adapters, it proceeds to the Detection Configuration state. Otherwise it reverts back to the primary detection state.

The secondary detection state determines whether the input port is a DCP, CDP, SDP, or other non-standard adapters. If the Primary Detection state indicated that the input port is either a DCP or CDP, the device enables the appropriate algorithm to differentiate between the two. If the Primary Detection state indicated that the input port is either a SDP or non-standard adapter, the device enables the appropriate algorithm to differentiate between the two the appropriate algorithm to differentiate between the device enables the appropriate algorithm to differentiate between the device enables the appropriate algorithm to differentiate between these two ports. Once complete, the device continues to the Detection Configuration state.




Figure 19. Detection Configuration State

The detection configuration state sets the input current limit of the device along with the charge timer. The exception to the CDP and the SDP settings are due to the Dead Battery Provision (DBP) clause for unconnected devices. This clause states that the device can pull a maximum of 100mA when not connected due to a dead battery. During the battery wakeup time, the device sources a voltage on the D+ pin in order to comply with the DBP clause. Once the battery is good, the system can clear the D+ pin voltage by writing a '1' to address 0x07 bit position 4 (CLR\_VDP). The device must connect to the host within 1sec of clearing the D+ pin voltage per the DPB clause.

A summary of the input current limits and timer configurations for each charge port type are found in Table 3.

		a ge i eit i jpe
CHARGE PORT TYPE	INPUT CURRENT LIMIT	CHARGE TIMER
DCP	External ILIM	6 hours
CDP Dead Battery	100 mA	45 minutes
CDP Good Battery	1500 mA	6 hours
SDP Dead Battery	100 mA	45 minutes
SDP Good Battery	Hi-Z	N/A
Non-Standard	500 mA	6 hours

Copyright © 2012–2015, Texas Instruments Incorporated



## 9.3.5 Transient Response

The BQ24250/1/3 includes an advanced hybrid switch mode control architecture. When the device is regulating the charge current (fast-charge), a traditional voltage mode control loop is used with a Type-3 compensation network. However, the BQ24250/1/3 switches to a current mode control loop when the device enters voltage regulation. Voltage regulation occurs in three charging conditions: 1) Minimum system voltage regulation (battery below MINSYS), 2) Battery voltage regulation ( $I_{BAT} < I_{CHG}$ ), and 3) Charge Done ( $V_{SYS} = V_{BAT} + 3.5\%$ ). This architecture allows for superior transient performance when regulating the voltage due to the simplification of the compensation when using current mode control. The below transient response plot illustrates a 0A to 2A load step with 4.7ms full cycle and 12% duty cycle. A 3.9V Li-lon battery is used. The input voltage is set to 5V, charge current is set to 0.5A and the input current is limited to 0.5A. Note that a high line impedance input supply was used to indicate a realistic input scenario (adapter and cable). This is illustrated by the change in  $V_{IN}$  seen at the input of the IC.


Figure 33 shows a ringing at both the input voltage and the input current. This is caused by the input current limit speed up comparator.

# 9.3.6 AnyBoot Battery Detection

The bq2425x family includes a sophisticated battery detection algorithm used to provide the system with the proper status of the battery connection. The AnyBoot battery algorithm also guarantees the detection of voltage based battery protectors that may have a long closure time (due to the hysteresis of the protection switch and the cell capacity). The AnyBoot battery detection algorithm utilizes a dual-voltage based detection methodology where the system rail switches between two primary voltage levels. The period of the voltage level shift is 64ms and therefore the power supply rejection of the down-system electronics detects this shift as essentially DC.

The AnyBoot algorithm has essentially 3 states. The 1<sup>st</sup> state is used to determine if the device has terminated with a battery attached. If it has terminated due to the battery not being present, then the algorithm moves to the 2<sup>nd</sup> and 3<sup>rd</sup> states. The 2<sup>nd</sup> and 3<sup>rd</sup> states shift the system voltage level between 4.2V and 3.72V. In each state there are comparator checks to determine if a battery has been inserted. The two states guarantees the detection of a battery even if the voltage of the cell is at the same level of the comparator thresholds. The algorithm will remain in states 2 and 3 until a battery has been inserted. The flow diagram details for the Anyboot algorithm are shown in Figure 20.









### 9.3.7 Input Voltage Based DPM

During normal charging process, if the input power source is not able to support the programmed or default charging current, the supply voltage deceases. Once the supply drops to VIN\_DPM, the input current limit is reduced down to prevent the further drop of the supply. When the IC enters this mode, the charge current is lower than the set. This feature ensures IC compatibility with adapters with different current capabilities without a hardware change.

### 9.3.8 Sleep Mode

The bq2425x enters the low-power sleep mode if the voltage on VIN falls below sleep-mode entry threshold, VBAT+VSLP, and VIN is higher than the under-voltage lockout threshold, VUVLO. This feature prevents draining the battery during the absence of VIN. When VIN < VBAT+VSLP, the bq2425x turns off the PWM converter, turns on the battery FET, sends a single 256µs pulse on the STAT and INT outputs and the FAULT/STAT bits of the status registers are updated in the  $I^2$ C. Once VIN > VBAT+VSLP with the hysteresis, the FAULT bits are cleared and the device initiates a new charge cycle.

### 9.3.9 Input Over-Voltage Protection

The bq2425x provides over-voltage protection on the input that protects downstream circuitry. The built-in input over-voltage protection to protect the device and other components against damage from overvoltage on the input supply (Voltage from VIN to PGND). When VIN > VOVP, the bq2425x turns off the PWM converter, turns on the battery FET, sends a single 256µs pulse on the STAT and INT outputs and the FAULT/STAT bits of the status registers and the battery/supply status registers are updated in the  $I^2$ C. Once the OVP fault is removed, the FAULT bits are cleared and the device returns to normal operation. The OVP threshold for the bq24250 is programmable from 6.5V to 10.5V using VOVP bits in register #7.

### 9.3.10 NTC Monitor

The bq24250/1/3 includes the integration of an NTC monitor pin that complies with the JEITA specification (PSE also available upon request). The voltage based NTC monitor allows for the use of any NTC resistor with the use of the circuit shown in Figure 21.




Figure 21. Voltage Based NTC Circuit

The use of R3 is only necessary when the NTC does not have a beta near 3500K. When deviating from this beta, error will be introduced in the actual temperature trip thresholds. The trip thresholds are summarized below which are typical values provided in the specification table.

Table 4. Ratiometric	TS Trip	Thresholds for	or JEITA	Compliant Charging
	-			

•	1 0 0
TS THRESHOLDS	V <sub>TS</sub> /V <sub>LDO</sub>
V <sub>HOT</sub>	30.0%
V <sub>WARM</sub>	38.3%
V <sub>COOL</sub>	56.5%
V <sub>COLD</sub>	60%



(4)

When sizing for R2 and R3, it is best to solve two simultaneous equations that ensure the temperature profile of the NTC network will cross the  $V_{HOT}$  and  $V_{COLD}$  thresholds. The accuracy of the  $V_{WARM}$  and  $V_{COOL}$  thresholds will depend on the beta of the chosen NTC resistor. The two simultaneous equations are shown below:

$$%V_{COLD} = \frac{\left(\frac{R_{3}R_{NTC}|_{TCOLD}}{R_{3} + R_{NTC}|_{TCOLD}}\right)}{\left(\frac{R_{3}R_{NTC}|_{TCOLD}}{R_{3} + R_{NTC}|_{TCOLD}}\right) + R2} \times 100$$
$$%V_{HOT} = \frac{\left(\frac{R_{3}R_{NTC}|_{THOT}}{R_{3} + R_{NTC}|_{THOT}}\right)}{\left(\frac{R_{3}R_{NTC}|_{THOT}}{R_{3} + R_{NTC}|_{THOT}}\right) + R2} \times 100$$

Where the NTC resistance at the  $V_{HOT}$  and  $V_{COLD}$  temperatures must be resolved as follows:

$$R_{NTC}|_{TCOLD} = R_{o}e^{\beta(\frac{1}{T}COLD^{-1}/T_{o})}$$

$$R_{NTC}|_{THOT} = R_{o}e^{\beta(\frac{1}{T}HOT^{-1}/T_{o})}$$
(5)

To be JEITA compliant,  $T_{COLD}$  must be 0°C and  $T_{HOT}$  must be 60°C. If an NTC resistor is chosen such that the beta is 4000K and the nominal resistance is 10k $\Omega$ , the following R2 and R3 values result from the above equations:

 $R_2 = 5 k\Omega$  $R_3 = 9.82 k\Omega$ 

Figure 22 illustrates the temperature profile of the NTC network with R2 and R3 set to the above values.




Figure 22. Voltage Based NTC Circuit Temperature Profile

For JEITA compliance, the  $T_{COOL}$  and  $T_{WARM}$  levels are to be 10°C and 45°C respectively. However, there is some error due to the variation in beta from 3500K. As shown above, the actual temperature points at which the NTC network crosses the  $V_{COOL}$  and  $V_{WARM}$  are 13°C and 47°C respectively. This error is small but should be considered when choosing the final NTC resistor.

Copyright © 2012–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Once the resistors are configured, the internal JEITA algorithm will apply the below profile at each trip point for battery voltage regulation and charge current regulation. In order to ensure continuation of the charge process when an almost-full battery stops charging due to a cold temperature fault, it is recommended that a CE toggle is done on the I2C or CE pin.




Figure 23. JEITA Profile for Voltage and Current Regulation Loops

# 9.3.11 Production Test Mode

To aid in end mobile device product manufacturing, the bq2425x includes a Production Test Mode (PTM), where the device is essentially a DC-DC buck converter. In this mode the input current limit to the charger is disabled and the output current limit is limited only by the inductor cycle-by-cycle current (e.g. 3.5A). The PTM mode can be used to test systems with high transient loads such as GSM transmission without the need of a battery being present.

As a means of safety, the Anyboot algorithm will determine if a battery is not present at the output prior to enabling the PTM mode. If a battery is present and the software attempts to enter PTM mode, the device will not enable PTM mode.

### 9.3.12 Safety Timer

At the beginning of charging process, the bq24250/1/3 starts the safety timer. This timer is active during the entire charging process. If charging has not terminated before the safety timer expires, the IC enters suspend mode where charging is disabled. The safety timer time is selectable using the  $I^2C$  interface. A single 256µs pulse is sent on the STAT and INT outputs and the FAULT/ bits of the status registers are updated in the  $I^2C$ . This function prevents continuous charging of a defective battery if the host fails to reset the safety timer. When 2xTMR\_EN bit is set to "1", the safety timer runs at a rate 2x slower than normal (the timer is extended) under the following conditions:

- Pre-charge or linear mode (minimum system voltage mode),
- During thermal regulation where the charge current is reduced,
- During TS fault where the charge current is reduced due to temperature rise on the battery, input current limit

The safety timer is suspended during OVP, TS fault where charge is disabled, thermal shut down, and sleep mode. Removing the battery causes the safety timer to be reset and NOT halted/paused.

### 9.3.13 Watchdog Timer

In addition to the safety timer, the bq24250/1 contains a 50-second watchdog timer that monitors the host through the I2C interface. Once a write is performed on the I2C interface, a watchdog timer is reset and started. The watchdog timer can be disabled by writing "0" on WD\_EN bit of register #1. Writing "1" on that bit enables and resets the timer.



If the watchdog timer expires, the IC enters DEFAULT mode where the default charge parameters are loaded and charging continues. The I2C may be accessed again to re-initialize the desired values and restart the watchdog timer as long as the safety timer has not expired. Once the safety timer expires, charging is disabled.

## 9.3.14 Fault Modes

The bq2425x family includes several hardware fault detections. This allows for specific conditions that could cause a safety concern to be detected. With this feature, the host can be alleviated from monitoring unsafe charging conditions and also allows for a "fail-safe" if the host is not present. The table below summarizes the faults that are detected and the resulting behavior.

FAULT CONDITION	CHARGER BEHAVIOR	SAFETY TIMER BEHAVIOR
Input OVP	VSYS and ICHG Disabled	Suspended
Input UVLO	VSYS and ICHG Disabled	Reset
Sleep (VIN < VBAT)	VSYS and ICHG Disabled	Suspended
TS Fault (Batter Over Temp)	VSYS Active and ICHG Disabled	Suspended
Thermal Shutdown	VSYS and ICHG Disabled	Suspended
Timer Fault	VSYS Active and ICHG Disabled	Reset
No Battery	VSYS Active and ICHG Disabled	Suspended
ISET Short	VSYS Active and ICHG Disabled	Suspended
Input Fault & LDO Low	VSYS and ICHG Disabled	Suspended

# 9.3.15 Dynamic Power Path Management

The bq24250/1/3 features a SYS output that powers the external system load connected to the battery. This output is active whenever a valid source is connected to IN or BAT. The following discusses the behavior of SYS with a source connected to the supply or a battery source only.

When a valid input source is connected to the input and the charge is enabled, the charge cycle is initiated. In case of VBAT >  $\sim$ 3.5V, the SYS output is connected to VBAT. If the SYS voltage falls to VMINSYS, it is regulated to the VSYSREG threshold to maintain the system output even with a deeply discharged or absent battery. In this mode, the SYS output voltage is regulated by the buck converter and the battery FET is linearly regulated to regulate the charge current into the battery. The current from the supply is shared between charging the battery and powering the system load at SYS.

The dynamic power path management (DPPM) circuitry of the bq24250/1/3 monitors the current limits continuously and if the SYS voltage falls to the VMINSYS voltage, it adjusts charge current to maintain the minimum system voltage and supply the load on SYS. If the charge current is reduced to zero and the load increases further, the bq24250/1/3 enters battery supplement mode. During supplement mode, the battery FET is turned on and the battery supplements the system load.

If the battery is ever 5% above the regulation threshold, the battery OVP circuit shuts the PWM converter off and the battery FET is turned on to discharge the battery to safe operating levels. Battery OVP FAULT is shown in the I2C FAULT registers.

When no input source is available at the input and the battery is connected, the battery FET is turned on similar to supplement mode. The battery must be above VBATUVLO threshold to turn on the SYS output. In this mode, the current is not regulated; however, there is a short circuit current limit. If the short circuit limit is reached, the battery FET is turned off for the deglitch time. After the deglitch time, the battery FET is turned on to test and see if the short has been removed. If it has not, the FET turns off and the process repeats until the short is removed. This process is to protect the internal FET from over current.

# 9.4 Device Functional Modes

# 9.4.1 I<sup>2</sup>C Operation (Host Mode / Default Mode)

There are two primary modes of operation when interacting with the charge parameters of the bq24250 and bq24251 chargers: 1) *Host mode* operation where the l<sup>2</sup>C registers set the charge parameters, and 2) *Default mode* where the register defaults set the charge parameters.

Figure 24 illustrates the behavior of the bq24250 when transitioning between host mode and stand alone mode:




Figure 24. Host Mode and Stand Alone Mode Handoff

Once the battery or input is inserted and above the good thresholds, the device determines if an I<sup>2</sup>C command has been received in order to discern whether to operate from the I<sup>2</sup>C registers or the internal register defaults. In stand-alone mode the input current limit is set by the EN1/EN2 pins. If the watch dog timer is enabled, the device will enter stand alone operation once the watchdog timer expires and re-initiate the default charge settings.



# 9.5 Programming

# 9.5.1 Serial Interface Description

The bq2425x uses an I<sup>2</sup>C compatible interface to program charge parameters. I<sup>2</sup>C TM is a 2-wire serial interface developed by NXP (formerly Philips Semiconductor, see I<sup>2</sup>C-Bus Specification, Version 5, October 2012). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The bq2425x device works as a slave and supports the following data transfer modes, as defined in the  $I^2C$  Bus<sup>TM</sup> Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. The  $I^2C$  circuitry is powered from IN when a supply is connected.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The bq24250/1 device only supports 7-bit addressing. The device 7-bit address is defined as '1101010' (0x6Ah).

To avoid  $I^2C$  hang-ups, a timer ( $t_{I2CRESET}$ ) runs during I2C transactions. If the transaction takes longer than  $t_{I2CRESET}$ , any additional commands are ignored and the I2C engine is reset. The timeout is reset with START and repeated START conditions and stops when a valid STOP condition is sent.

### 9.5.1.1 F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 25. All  $I^2C$  -compatible devices should recognize a start condition.






Figure 25. START and STOP Condition

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 26). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 27) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.






#### bq24250, bq24251, bq24253 SLUSBA1G -OCTOBER 2012-REVISED JANUARY 2015



www.ti.com

# **Programming (continued)**

The master generates further SCL cycles to either transmit data to the slave (R/W bit 0) or receive data from the slave (R/W bit 1). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 25). This releases the bus and stops the communication link with the addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to prevent the slave I2C logic from remaining in a incorrect state. Attempting to read data from register addresses not listed in this section will result in 0xFFh being read out.







# 9.6 Register Maps

# 9.6.1 Register #1

Memory location: 00, Reset state: x0xx xxxx

BIT	NAME	<b>READ/WRITE</b>	FUNCTION	
B7(MSB)	WD_FAULT	Read only	Read:0 – No fault 1 – WD timeout if WD enabled	
B6	WD_EN	Read/Write	0 – Disable 1 – Enable (also resets WD timer)	
B5	STAT_1	Read only	00 – Ready	
B4	STAT_0	Read only	01 – Charge in progress 10 – Charge done 11 – Fault	
B3	FAULT_3	Read only	0000 – Normal	
B2	FAULT_2	Read only	0001 – Input OVP	
B1	FAULT_1	Read only	0010 – Input UVLO 0011 – Sleep	
B0(LSB)	FAULT_0	Read only	0100 – Battery Temperature (TS) Fault 0101 – Battery OVP 0110 – Thermal Shutdown 0111 – Timer Fault 1000 – No Battery connected 1001 – ISET short 1010 – Input Fault and LDO low	

WD\_FAULT – '0' indicates no watch dog fault has occurred, where a '1' indicates a fault has previously
occurred.

• WD\_EN – Enables or disables the internal watch dog timer. A '1' enables the watch dog timer and a '0' disables it. '1' is default for bq24251 only.

- **STAT** Indicates the charge controller status.
- FAULT Indicates the faults that have occurred. If multiple faults occurred, they can be read by sequentially
  addressing this register (e.g. reading the register 2 or more times). Once all faults have been read and the
  device is in a non-fault state, the fault register will show "Normal". Regarding the "Input Fault & LDO Low" the
  IC indicates this if LDO is low and at the same time the input is below UVLO or coming out of UVLO with
  LDO still low.

34

# 9.6.2 Register #2 Memory location: 01, Reset state: xxxx 1100

BIT	NAME	READ/WRITE	FUNCTION	
B7(MSB)	Reset	Write only	Write: 1 – Reset all registers to default values 0 – No effect	
B6	I <sub>IN_ILIMIT_2</sub>	Read/Write	000 – USB2.0 host with 100mA current limit	
B5	I <sub>IN_ILIMIT_1</sub>	Read/Write	001 – USB3.0 host with 150mA current limit	
В4	I <sub>IN_ILIMIT _0</sub>	Read/Write	<ul> <li>010 – USB2.0 host with 500mA current limit</li> <li>011 – USB3.0 host with 900mA current limit</li> <li>100 – Charger with 1500mA current limit</li> <li>101 – Charger with 2000mA current limit</li> <li>110 – External ILIM current limit</li> <li>111 - No input current limit with internal clamp at 3A (PTM MODE)</li> </ul>	
В3	EN_STAT	Read/Write	0 – Disable STAT function 1 – Enable STAT function	
B2	EN_TERM	Read/Write	0 – Disable charge termination 1 – Enable charge termination	
B1	CE	Read/Write	0 – Charging is enabled 1 – Charging is disabled	
B0 (LSB)	HZ_MODE	Read/Write	0 – Not high impedance mode 1 – High impedance mode	

I<sub>IN\_LIMIT</sub> – Sets the input current limit level. When in host mode this register sets the regulation level. However, when in standalone mode (e.g. no I<sup>2</sup>C writes have occurred after power up or the WD timer has expired) the external resistor setting for I<sub>ILIM</sub> sets the regulation level.

- **EN\_STAT** Enables and disables the STAT pin. When set to a '1' the STAT pin is enabled and function normally. When set to a '0' the STAT pin is disabled and the open drain FET is in HiZ mode.
- **EN\_TERM** Enables and disables the termination function in the charge controller. When set to a '1' the termination function will be enabled. When set to a '0' the termination function will be disabled. When termination is disabled, there are no indications of the charger terminating (i.e. STAT pin or STAT registers).
- **CE** The charge enable bit which enables or disables the charge function. When set to a '0', the charger operates normally. When set to a '1', the charger is disables by turning off the BAT FET between SYS and BAT. The SYS pin continues to stay active via the switch mode controller if an input is present.
- **HZ\_MODE** Sets the charger IC into low power standby mode. When set to a '1', the switch mode controller is disabled but the BAT FET remains ON to keep the system powered. When set to a '0', the charger operates normally.

www.ti.com



# 9.6.3 Register #3

Memory location: 02, Reset state: 1000 1111

BIT	NAME	<b>READ/WRITE</b>	FUNCTION
B7(MSB)	VBATREG_5 <sup>(1)</sup>	Read/Write	Battery Regulation Voltage: 640mV (default 1)
B6	VBATREG_4 <sup>(1)</sup>	Read/Write	Battery Regulation Voltage: 320mV (default 0)
B5	VBATREG_3 <sup>(1)</sup>	Read/Write	Battery Regulation Voltage: 160mV (default 0)
B4	VBATREG_2 <sup>(1)</sup>	Read/Write	Battery Regulation Voltage: 80mV (default 0)
B3	VBATREG_1 <sup>(1)</sup>	Read/Write	Battery Regulation Voltage: 40mV (default 1)
B2	VBATREG_0 <sup>(1)</sup>	Read/Write	Battery Regulation Voltage: 20mV (default 1)
B1(4)(5)	USB_DET_1/EN2	Read Only	Return USB detection result or pin EN2/EN1 status -
B0(LSB)	USB_DET_0/EN1	Read Only	00 – DCP detected / EN2=0, EN1=0 01 – CDP detected / EN2=0, EN1=1 10 – SDP detected / EN2=1, EN1=0 11 – Apple/TT or non-standard adaptor detected / EN2=1, EN1=1

(1) Charge voltage range is 3.5V-4.44V with the offset of 3.5V and step of 20mV (default 4.2V)

V<sub>BATREG</sub> – Sets the battery regulation voltage

USB\_DET/EN - Provides status of the D+/D- detection-results for spins that include the D+/D- pins or the state of EN1/EN2 for spins that include the EN1/EN2 pins

### 9.6.4 Register #4

Memory location: 03, Reset state: 1111 1000

BIT	NAME	READ/WRITE	FUNCTION
B7(MSB)	ICHG_4 <sup>(1)</sup> (2)	Read/Write	Charge current 800mA – (default 1)
B6	ICHG_3 <sup>(1)</sup> (2)	Read/Write	Charge current: 400mA – (default 1)
B5	ICHG_2 <sup>(1)</sup> (2)	Read/Write	Charge current: 200mA – (default 1)
B4	ICHG_1 <sup>(1)</sup> (2)	Read/Write	Charge current: 100mA – (default 1)
В3	ICHG_0 <sup>(1)</sup> (2)	Read/Write	Charge current: 50mA – (default 1)
B2	ITERM_2 <sup>(3)</sup>	Read/Write	Termination current sense threshold: 100mA (default 0)
B1	ITERM_1 <sup>(3)</sup>	Read/Write	Termination current sense threshold: 50mA (default 0)
B0(LSB)	ITERM_0 <sup>(3)</sup>	Read/Write	Termination current sense threshold: 25mA (default 0)

Charge current offset is 500 mA and default charge current is external (maximum is 2.0A) (1)

(2)

When all bits are 1's, it is external ISET charging mode Termination threshold voltage offset is 50mA. The default termination current is 50mA if the charge is selected from I2C. Otherwise, (3)

termination is set to 10% of ICHG in external I\_set mode with +/-10% accuracy.

ICHG – Sets the charge current regulation

ITERM - Sets the current level at which the charger will terminate •

# 9.6.5 Register #5

Memory location: 04, Reset state: xx00 x010

BIT	NAME	READ/WRITE	FUNCTION
B7(MSB)	LOOP_STATUS1 <sup>(1)</sup>	Read Only	00 – No loop is active that slows down timer
B6	LOOP_STATUS0 <sup>(1)</sup>	Read Only	01 – V <sub>IN_DPM</sub> regulation loop is active 10 – Input current limit loop is active 11 – Thermal regulation loop is active
B5	LOW_CHG	Read/Write	0 – Normal charge current set by 03h 1 – Low charge current setting 330mA (default 0)
B4	DPDM_EN	Read/Write	0 – Bit returns to 0 after D+/D– detection is performed 1 – Force D+/D– detection (default 0)
В3	CE_STATUS	Read Only	0 – CE low 1 – CE high
B2	V <sub>INDPM_2</sub> <sup>(2)</sup>	Read/Write	Input V <sub>IN-DPM</sub> voltage: 320mV (default 0)
B1	V <sub>INDPM_1</sub> <sup>(2)</sup>	Read/Write	Input V <sub>IN-DPM</sub> voltage: 160mV (default 1)
B0(LSB)	V <sub>INDPM_0</sub> <sup>(2)</sup>	Read/Write	Input V <sub>IN-DPM</sub> voltage: 80mV (default 0)

(1) LOOP\_STATUS bits show if there are any loop is active that slow down the safety timer. If a status occurs, these bits announce the status and do not clear until read. If more than one occurs, the first one is shown.

(2) VIN-DPM voltage offset is 4.20V and default  $V_{\text{IN}\_\text{DPM}}$  threshold is 4.36V.

• LOOP\_STATUS – Provides the status of the active regulation loop. The charge controller allows for only one loop can regulate at a time.

• LOW\_CHG – When set to a '1', the charge current is reduced 330mA independent of the charge current setting in register 0x03. When set to '0', the charge current is set by register 0x03.

• **DPDM\_EN** – Forces a D+/D- detection routine to be executed once a '1' is written. This is independent of the input being supplied.

• <u>CE</u>\_STATUS – Provides the status of the <u>CE</u> pin level. If the <u>CE</u> pin is forced high, this bit returns a '1'. If the <u>CE</u> pin is forced low, this bit returns a '0'.

• V<sub>INDPM</sub> – Sets the input VDPM level.



#### 9.6.6 Register #6

Memory location: 05, Reset state: 101x 1xxx

BIT	NAME	READ/WRITE	FUNCTION
B7(MSB)	2XTMR_EN	Read/Write	0 – Timer not slowed at any time 1 – Timer slowed by 2x when in thermal regulation, $V_{IN\_DPM}$ or DPPM (default 1)
B6	TMR_1	Read/Write	Safety Timer Time Limit
B5	TMR_2	Read/Write	00 – 0.75 hour fast charge 01 – 6 hour fast charge (default 01) 10 – 9 hour fast charge 11 – Disable safety timers
B4	SYSOFF	Read/Write	0 – SYSOFF disabled 1 – SYSOFF enabled
B3	TS_EN	Read/Write	0 – TS function disabled 1 – TS function enabled (default 1)
B2	TS_STAT2	Read only	TS Fault Mode:
B1	TS_STAT1	Read only	000 – Normal, No TS fault
B0(LSB)	TS_STAT0	Read only	$\begin{array}{l} 001 - TS \ temp > T_{HOT} \ (Charging \ suspended \ for \ JEITA \ and \ Standard \ TS) \\ 010 - T_{WARM} < TS \ temp < T_{HOT} \ (Regulation \ voltage \ is \ reduced \ for \ JEITA \ standard) \\ 011 - T_{COLD} < TS \ temp < T_{COOL} \ (Charge \ current \ is \ reduced \ for \ JEITA \ standard) \\ 100 - TS \ temp < T_{COLD} \ (Charging \ suspended \ for \ JEITA \ and \ Standard \ TS) \\ 101 - T_{FREEZE} < TS \ temp < T_{COLD} \ (Charging \ at \ 3.9V \ and \ 100mA \ and \ only \ for \ PSE \ option \ only) \\ 110 - TS \ temp < T_{FREEZE} \ (Charging \ suspended \ for \ PSE \ option \ only) \\ 111 - TS \ open \ (TS \ disabled) \end{array}$

2xTMR\_EN – When set to a '1', the 2x Timer function is enabled and allows for the timer to be extended if a condition occurs where the charge current is reduced (i.e. V<sub>IN\_DPM</sub>, thermal regulation, etc.). When set to a '0', this function is disabled and the normal timer will always be executed independent of the current reduce conditions.

- SYSOFF When set to a '1' and the input is removed, the internal battery FET is turned off in order to reduce the leakage from the BAT pin to less than 1µA. Note that this disconnects the battery from the system. When set to a '0', this function is disabled.
- **TS\_EN** Enables and disables the TS function. When set to a '0' the TS function is disabled otherwise it is enabled. Only applies to spins that have a TS pin.
- TS\_STAT Provides status of the TS pin state for versions that have a TS pin. "100" indicates the TS temp
   < T<sub>COLD</sub> and charging suspended for JEITA Standard. In order to ensure continuation of the charge process
   when an almost-full battery stops charging due to a cold temperature fault, it is recommended that a CE
   toggle is done on the I2C or CE pin.

INSTRUMENTS

Texas

www.ti.com

### 9.6.7 Register #7

Memory location: 06, Reset state: 1110 0000

BIT	NAME	<b>READ/WRITE</b>	FUNCTION
B7(MSB)	VOVP_2	Read/Write	OVP voltage:
B6	VOVP_1	Read/Write	000 – 6.0V; 001 – 6.5V; 010 – 7.0V; 011 – 8.0V
B5	VOVP_0	Read/Write	100 – 9.0V; 101 – 9.5V; 110 – 10.0V; 111 –10.5V
B4	CLR_VDP	Read/Write	0 – Keep D+ voltage source on during DBP charging 1 – Turn off D+ voltage source to release D+ line
В3	FORCE_BAT DET	Read/Write	0 – Enter the battery detection routine only if TERM is true or Force PTM is true 1 – Enter the battery detection routine
B2	FORCE_PTM	Read/Write	0 – PTM mode is disabled 1 – PTM mode is enabled
B1	N/A	Read/Write	Not available. Keep set to 0.
B0(LSB)	N/A	Read/Write	Not available. Keep set to 0.

• **VOVP** – Sets the OVP level

CLR\_VDP – When the D+/D- detection has finished, some cases require the D+ pin to force a voltage of 0.6V. This bit allows the system to clear the voltage prior to any communication on the D+/D- pins. A '1' clears the voltage at the D+ pin if present.

• FORCE\_BATDET – Forces battery detection and provides status of the battery presence. A logic '1' enables this function.

• FORCE\_PTM – Puts the device in production test mode (PTM) where the input current limit is disabled. Note that a battery must not be present prior to using this function. Otherwise the function will not be allowed to execute. A logic '1' enables the PTM function.



## **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

The bq2425x devices are high-efficiency switched-mode chargers. The device has integrated power FETs that are able to charge at up to a 2-A charging rate, and an integrated 50-mA LDO. In I2C mode (bq24250/1), the device has programmable battery charge voltage (VBATREG), charge current (ICHG), input current limit (ILIM), and input over-voltage protection threshold (VOVP). The charge current and the input current limit are programmed using external resistors (RISET and RILIM) connected from the ISET and ILIM pins to ground. The range of these resistors can be found in the datasheet. Both of these currents can be programmed up to 2 A. The device also has complete system-level protection such as input under-voltage lockout (UVLO), input over-voltage protection (OVP), battery OVP, sleep mode, thermal regulation and thermal shutdown, voltage-based NTC monitoring input, and safety timers.

#### **10.2 Typical Application**




Figure 29. bq24251 Typical Application Circuit

40

### Typical Application (continued)

#### 10.2.1 Design Requirements

Use the following typical application design procedure to select external components values for the bq24251 device.

SPECIFICATION	TEST CONDITION	MIN	TYP	MAX	UNIT
Input DC voltage, VIN	Recommended input voltage range	4.35		10.5	V
Input current	Recommended input current range			2	А
Charge current	Fast charge current range	0.5		2	А
Output regulation voltage	Standalone mode or I2C default mode		4.2		V
Output regulation voltage	I2C host mode: operating in voltage regulation, programmable range	3.5		4.44	V
LDO	LDO output voltage		4.9		V

#### Table 5. Design Parameters

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Inductor Selection

The inductor selection depends on the application requirements. The bq24250 is designed to operate at around 1  $\mu$ H. The value will have an effect on efficiency, and the ripple requirements, stability of the charger, package size, and DCR of the inductor. The 1 $\mu$ H inductor provides a good tradeoff between size and efficiency and ripple.

Once the inductance has been selected, the peak current is needed in order to choose the saturation current rating of the inductor. Make sure that the saturation current is always greater than or equal to the calculated IPEAK. The following equation can be used to calculate the current ripple:

$$\Delta I_{L} = \{VBAT (VIN - VBAT)\}/(VIN \times fs \times L)$$

Then use current ripple to calculate the peak current as follows:

 $I_{PEAK} = Load \times (1 + \Delta I_L/2)$ 

In this design example, the regulation voltage is set to 4.2V, the input voltage is 5V and the inductance is selected to be 1 $\mu$ H. The maximum charge current that can be used in this application is 1A and can be set by I2C command. The peak current is needed in order to choose the saturation current rating of the inductor. Using equation 6 and 7,  $\Delta$ I<sub>L</sub> is calculated to be 0.224A and the inductor peak current is 1.112A. A 1 $\mu$ F BAT cap is needed and 22 $\mu$ F SYS cap is needed on the system trace.

The default settings for external fast charge current and external setting of current limit are chosen to be IFC=500mA and ILIM=1A. RISET and RILIM need to be calculated using equation 1 and 2 in the data sheet.

The fast charge current resistor (RISET) can be set as follows:

RISET=250/0.5A=500Ω

The input current limit resistor (RILIM) can be set as follows:

RILIM= 270/1A=270Ω


The external settings of VIN\_DPM can be designed by calculating R1 and R2 according to equation 3 in this data sheet and the typical application circuit. VIN\_DPM should be chosen first along with R1. VIN\_DPM is chosen to be 4.48V and R1 is set to  $274K\Omega$  in this design example. Using equation 3, the value of R2 is calculated to be  $100K\Omega$ .

In this design example, the application needs to be JEITA compliant. Thus,  $T_{COLD}$  must be 0°C and  $T_{HOT}$  must be 60°C. If an NTC resistor is chosen such that the beta is 4500K and the nominal resistance is 13K $\Omega$ , the calculated R3 and R4 values are 5K $\Omega$  and 8.8K $\Omega$  respectively. These results are obtained from equation 4 and 5 in this data sheet.

(6) (7)



#### 10.2.3 Application Curves



### **11 Power Supply Recommendations**

The devices are designed to operate from an input voltage range between 4.35V and 10.5V. This input supply must be well regulated. If the input supply is located more than a few inches from the bq24250 charger, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

# 12 Layout

#### 12.1 Layout Guidelines

- 1. Place the BOOT, PMID, IN, BAT, and LDO capacitors as close as possible to the IC for optimal performance.
- 2. Connect the inductor as close as possible to the SW pin, and the SYS/CSIN cap as close as possible to the inductor minimizing noise in the path.
- 3. Place a 1-µF PMID capacitor as close as possible to the PMID and PGND pins, making the high frequency current loop area as small as possible.
- 4. The local bypass capacitor from SYS/CSIN to GND must be connected between the SYS/CSIN pin and PGND of the IC. This minimizes the current path loop area from the SW pin through the LC filter and back to the PGND pin.
- 5. Place all decoupling capacitors close to their respective IC pins and as close as possible to PGND (do not place components such that routing interrupts power-stage currents). All small control signals must be routed away from the high-current paths.
- 6. To reduce noise coupling, use a ground plane if possible, to isolate the noisy traces from spreading its noise all over the board. Put vias inside the PGND pads for the IC.
- 7. The high-current charge paths into IN, Micro-USB, BAT, SYS/CSIN, and from the SW pins must be sized appropriately for the maximum charge current to avoid voltage drops in these traces.
- 8. For high-current applications, the balls for the power paths must be connected to as much copper in the board as possible. This allows better thermal performance because the board conducts heat away from the IC.



### 12.2 Layout Example




Figure 34. Recommended bq2425x PCB Layout for DSBGA Package



### **12.3 Thermal Considerations**

During the charging process, to prevent overheat of the chip, bq24250/1/3 monitors the junction temperature,  $T_J$ , of the die and begins to taper down the charge current once  $T_J$  reaches the thermal regulation threshold, TREG. The charge current is reduced when the junction temperature increases above TREG. Once the charge current is reduced, the system current is reduced while the battery supplements the load to supply the system. This may cause a thermal shutdown of the IC if the die temperature rises too. At any state, if  $T_J$  exceeds TSHTDWN, bq2425x suspends charging and disables the buck converter. During thermal shutdown mode, PWM is turned off, all safety timers are suspended, and a single 256µs pulse is sent on the STAT and INT outputs and the FAULT/STAT bits of the status registers are updated in the I2C. A new charging cycle begins when  $T_J$  falls below TSHTDWN by approximately 10°C.



## **13** Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq24250	Click here	Click here	Click here	Click here	Click here
bq24251	Click here	Click here	Click here	Click here	Click here
bq24253	Click here	Click here	Click here	Click here	Click here

#### Table 6. Related Links

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### **13.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.4 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.







0-Pin A1 Marker, TI-TI Letters, YM- Year Month Date Code, LLLL-Lot Trace Code, S-Assembly Site Code

Copyright © 2012-2015, Texas Instruments Incorporated



15-Jan-2015

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ24250RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		BQ24250	Samples
BQ24250RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		BQ24250	Samples
BQ24250YFFR	ACTIVE	DSBGA	YFF	30	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24250	Samples
BQ24250YFFT	ACTIVE	DSBGA	YFF	30	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24250	Samples
BQ24251RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24251	Samples
BQ24251RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24251	Samples
BQ24251YFFR	ACTIVE	DSBGA	YFF	30	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24251	Samples
BQ24251YFFT	ACTIVE	DSBGA	YFF	30	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24251	Samples
BQ24253RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24253	Samples
BQ24253RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24253	Samples
BQ24253YFFR	PREVIEW	DSBGA	YFF	30	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24253	
BQ24253YFFT	PREVIEW	DSBGA	YFF	30	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24253	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



15-Jan-2015

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	I											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24250RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24250RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24250YFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ24250YFFT	DSBGA	YFF	30	250	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ24251RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24251RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24251YFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ24251YFFT	DSBGA	YFF	30	250	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ24253RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24253RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Jan-2015



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24250RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24250RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24250YFFR	DSBGA	YFF	30	3000	182.0	182.0	17.0
BQ24250YFFT	DSBGA	YFF	30	250	182.0	182.0	17.0
BQ24251RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24251RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24251YFFR	DSBGA	YFF	30	3000	182.0	182.0	17.0
BQ24251YFFT	DSBGA	YFF	30	250	182.0	182.0	17.0
BQ24253RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24253RGET	VQFN	RGE	24	250	210.0	185.0	35.0

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-220.
  - TEXAS INSTRUMENTS www.ti.com

# RGE (S-PVQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTES: A. All linear dimensions are in millimeters



RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:


A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



YFF (R-XBGA-N30)

DIE-SIZE BALL GRID ARRAY



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated