

Applications:

Frequency synthesizers

Programmable down counters

Programmable frequency dividers

Phase-locked loops

CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.

The CD4522B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS. Absolute-Maximum Values:

	DC SUPPLY-VOLTAGE RANGE, (VDD)
)	Voltages referenced to VSS Terminal)
50.5V to V _{DD} +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
T±10mA	
E (Pp):	POWER DISSIPATION PER PACKAGE (P
	For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
Derate Linearity at 12mW/ ^o C to 200mW	For $T_A = +100^{\circ}C$ to $+125^{\circ}C$
	DEVICE DISSIPATION PER OUTPUT TRA
RATURE RANGE (All Package Types)	FOR TA = FULL PACKAGE-TEMPERAT
(T _A)	OPERATING-TEMPERATURE RANGE (TA
sta)65°C to +150°C	STORAGE TEMPERATURE RANGE (Tstg)
DĚRING):	LEAD TEMPERATURE (DURING SOLDER
0.79mm) from case for 10s max	At distance $1/16 \pm 1/32$ inch (1.59 ± 0.7

3







•

مېرې محمد مېرو

Ś

.

يني م






Fig. 1 - Logic diagram for the CD4522B.


RECOMMENDED OPERATING CONDITIONS at T_A = 25^{\circ}C, except as noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTICS	Vpp	LIN	UNITS	
	(V)	Min.	Max.]
Supply-Voltage Range (For T _A = Full Package- Temperature Range		3	18	v
Pulse Width: Clock, tw(cc)	5 10 15	250 100 80		ns
Preset Enable, tw(cc)	5 10 15	250 100 80	-	ns
Master Reset, tw(MR)	5 10 15	350 250 200	-	пs
Clock Frequency, fcL	5 10 15		1.5 3.0 4.0	MHz
Clock Rise and Fall Time troug trou	5 10 15		15 15 15	μs
Preset Enable Set-up Time, t _{su}	5 10 15	0 0 0		ns
Preset Enable Hold Time, t _h	5 10 15	75 25 20		ns
Master Reset Removal Time, t _{rem}	5 10 15	130 50 30	-	ns







- 1 - ₁,





1.1


CD4522B Types


STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	co	NDITION	IS	LI	MITS AT		TED TE	MPERAI	URES (PC)	UNITS
	Vo	Vin	VDD						+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	, Typ.	Max.	
Quiescent Device	_	0, 5	5	5	5	150	150		0.04	5	
Current, I _{DD} Max.	<u> </u>	0, 10	10	10	10	300	300		0.04	10	
	_	0, 15	15	20	20	600	600		0.04	20	μA
	—	0, 20	20	100	100	3000	3000		0.08	100	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	
lo⊾ Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	·	
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
I _{он} Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—	
Output Voltage:	—	0, 5	5	0.05				—	0	0.05	
Low-Level,		0, 10	10		0.05				0	0.05	
VoL Max.		0, 15	15		0.	05			0	0.05	
Output Voltage:	_	0, 5	5		4.	95		4.95	5		
High-Level	_	0, 10	10		9.	95		9.95	10		
Von Min.	—	0, 15	15		. 14	.95		14.95	15		l v
Input low	0.5, 4.5	. 1.	5		1.5				_	1.5	
Voltage, Vı∟ Max.	1, 9		10	3						3	
	1.5, 13.5	-	15			4		L _		4	
Input High	0.5, 4.5	—	5	3.5				3.5			
Voltage, V _{IH} Min.	1, 9		10	7			7				
	1.5, 13.5	—	15		1	1		11		_	
Input Current, I _{IN} Max.	_	0, 18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μA











CD4522B Types


	TEST CO	DITIONS		LIMITS		
CHARACTERISTIC		V _{DD} (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time; t _{PHL} , t _{PLH:} Clock to "Q" outputs		5 10 15		550 225 160	1100 450 320	ns
Clock to "0" output		5 10 15	· -	420 160 110	710 270 190	ns
Clock inhibit to "Q" outputs		5 10 15	-	270 100 70	540 200 140	ns
Master reset to "Q" outputs		5 10 15		270 100 70	540 200 140	ns
Preset Enable Setup Time, t _{su}		5 10 15		0 0 0	0 0 0	ns
Preset Enable Hold Time, t _h		5 10 15		75 25 20	150 50 40	ns
Master Reset Removal Time, t _{rem}		5 10 15		130 50 30	260 100 60	ns
Transition Time, t _{THL} , t _{TLH}	-	5 10 15		100 50 40	200 100 80	ns
Minimum Pulse Width Clock, twicu		5 10 15		125 50 40	250 100 80	ns
Preset Enable, tw(PE)		5 10 15		125 50 40	250 100 80	ns
Master Reset, twime	an ang sing tang tang tang tang tang tang tang ta	5 10 15		175 125 100	350 250 200	ns
Max Clock Freq, fc⊾		5 10 15		3 6 8	1.5 3.0 4.0	мн
Max Clock or Clock Inhibit Rise & Fall Time, tтын, tты		5 10 15		-	15 15 15	us
Input Capacitance, Cin	Anv	Input	_	5	7.5	pF






TERMINAL ASSIGNMENT

3 COMMERCIAL CMOS HIGH VOLTAGE IC8




CD4522B Types




 N
 "0"
 N-1
 CF
 LSD + 1 < N < MSD</th>

 N
 "03"
 N+1
 CL
 LSD < N < MSD-1</td>



Q+^DD

92CM-39148



ייי רי

nΟ

₽+^^{DD}


THUMBWHEEL SWITCHES (OPEN = "0")


MASTER

RESET

-

Fro	m	Τc	>	Denne of N
Stage	Pin	Stage	Pin	Range of N
LSD	"0"	All	PE	LSD < N < MSD
N	"0"	N-1	CF	LSD + 1 < N < MSD
N	"03"	N+1	CL	LSD < N < MSD-1





Dimensions and pad layout for CD4522BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4522BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4522BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4522BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



PACKAGE OPTION ADDENDUM

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated