


Data sheet acquired from Harris Semiconductor SCHS090C - Revised October 2003

# **CD4572UB Types**



of 'B' Series CMOS Devices."

# CMOS Hex Gate

Four Inverters, One 2-Input NOR Gate, One 2-Input NAND Gate

Features:

- Pin 7 NOR input positioned adjacent to V<sub>ss</sub> for easy use of gate as an inverter
- Pin 15 NAND input positioned adjacent to VDD for easy use of gate as an inverter
- Standard symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C


■ 5-V, 10-V, and 15-V parametric ratings


Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series **CMOS Devices**"

The CD4572UB types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

with direct implementation of inverter, NAND, and NOR functions and supplements the existing family of CMOS gates. The CD4572UB devices meet all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description

CD4572UB Hex Gate provides the system designer





#### **TERMINAL ASSIGNMENT**





Fig. 1 - Schematic diagram of one of four identical inverters.



the 2-input NOR gate.




Fig. 3 - Schematic diagram for the 2-input NAND gate.



# CD4572UB Types



MAXIMUM RATINGS, Absolute-Maximum Values:				,
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) Voltages referenced to V <sub>SS</sub> Terminal) INPUT VOLTAGE RANGE, ALE INPUTS	ಸ್ಟಾಗ ಬ್ಯಾಂಟ್ಯಾನ್ ಬೌಗಳಿಗೆ ಗಿನ್ನ	e ut to real	A. 1	
Voltages referenced to VSS Terminal)				+20
INPUT VOLTAGE RANGE, ALL INPUTS			0.5V to VDD	+0.5
DC INPUT CURRENT, ANY ONE INPUT			·····±	:10mA
POWER DISSIPATION PER PACKAGE (PD):		858 (A. 1915)	5	
For T <sub>A</sub> = -55°C to +100°C				WmOC
For T <sub>A</sub> = +100°C to +125°C		Derate	Linearity at 12mW/OC to 20	00mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	the state of the second state	化学生 化化学	The second se	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (			10	
FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (OPERATING-TEMPERATURE RANGE (T_A)$	All Package Types}		55°C to +1	12500
OPERATING-TEMPERATURE RANGE (TA)	All Package Types}		55°C to +1	12500
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ) STORAGE TEMPERATURE RANGE (T <sub>sta</sub> )	All Package Types}		55°C to +1 65°C to +1	125°C
OPERATING-TEMPERATURE RANGE (TA)	All Package Types}		55°C to +1 65°C to +1	125°C

જેવી પૈયા તે જિલ્લાન વિજ્ઞાણ મહાલ મહાલ પ્રાપ્ય છે. તે પ્રાપ્ય તે પ્રાપ્ય દ્વાર પ્રાપ્ય તે લાગ તે છે. દ્વાર પ્રા વર્ષ વાર વ્યવસાય વારા કે જ વિજ્ઞાણ પ્રાપ્ય છે. આ ગામને પ્રાપ્ય વ્યવસાય થઈ હેલા કર્યો સાથ પ્રાપ્ય લોક્સ કરવા તે વે વાર છે. જે વે વ્યવસાય વાર જે જે સાથ વ્યવસાય વ્યવસાય વાર પ્રાપ્ય લોક્સ, વર પ્રાપ્ય સ્થાપ્ય સાથ વ્યવસાય

#### **RECOMMENDED OPERATING CONDITIONS**

j. 

For maximum reliability, nominal operating conditions should be selected so that operation is always within the 1. an tha suidh. Anns 12.558 following ranges: . -

QUADAOTEDICTIO	LIN	UNITS	
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For T <sub>A</sub> =Full Package-Temperature Range)	3	18	V

#### STATIC ELECTRICAL CHARACTERISTICS

an an taon an t Taon amin' amin'

	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	V0 (V)	VIN (V)	V <sub>DD</sub> (V)		AITS AT	INDICA	TED TEN	MPERAT	URES ( <sup>0</sup>	°C)	UNITS
		. ,		-55	-40	+85	+125	Min.	Тур.	Max.	
	<u> </u>	0, 5	5	0.25	0.25	7.5	7.5	—	0.01	0.25	
Quiescent Device		0, 10	10	0.5	0.5	15	15	—	0.01	0.5	μA
Current, Ipp Max.	—	0, 15	15	1	1	30	30	—	0.01	1	
		0, 20	20	5	5	150	150	—	0.02	5	
Output Low	0.4	0, 5	5	0.64	0.61 🕆	0.42	0.36	0.51	1	—	
(Sink) Current	0.5	0, 10	10	1:6	1.5	1,1	0.9	1.3	2.6	_	
lo∟ Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	. —	
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	<b>1</b> _⊁	—	- mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	· · · · · ·	110
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	. —	
loн Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:		0, 5	5		0.0	)5			0	0.05	
Low-Level,		0, 10	10		0.0	)5		—	0	0.05	
Vo∟ Max.		0, 15	15		0.0	)5			0	0.05	
Output Voltage:	—	0, 5	5		4.9	95		4.95	5		5
High-Level,		0, 10	10		9.9	95		9.95	10	—	
V <sub>он</sub> Min.	—	0, 15	15		14.	95		14.95	15	_	v
Input Low	0.5, 4.5		5		1			-		1	v
Voltage,	1, 9	<del></del>	10		2					2	
VIL Max.	1.5, 13.5	_	15		2.	5				2.5	
Input High	0.5, 4.5	<u> </u>	5		4	<u>ا ا</u>		4			
Voltage,	1,9		10	8			8		—		
V <sub>IH</sub> Min.	1.5, 13.5		15	12.5			12.5				
Input Current, I <sub>IN</sub> Max.	-	0, 18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μA

#### CD4572UB Types

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		UNITS		
CHARACTERISTIC	STMBUL	V <sub>DD</sub> (V)	Min.	Тур.	Max.	
		5		100	200	1
Propagation Delay Time	t <sub>PHL</sub> , t <sub>PLH</sub>	10		55	110	
		15	<u> </u>	40	85	
		5	_	100	200	- ns
Transition Time	tTHL, TTLH	10	_	50	100	
		15	_	40	80	
Input Capacitance	CIN	Any Input	-	10	15	pF

### DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C, Input tr,tr=20 ns, CL=50 pF, RL=200 KΩ




Fig. 4 - Typical output low (sink) current characteristics.




Fig. 8 - Minimum and maximum inverter voltage transfer characteristics.

2.5

12.5




Fig. 5 - Minimum output low (sink) current characteristics.







Fig. 7 - Minimum output high (source) current characteristics.







### CD4572UB Types


100

. .

191 - S.C. - 57

 $M_{\rm eff} = g_{\rm eff} g_{\rm eff}^2 h$ 

1985 (M) 1914 - N



23.20


Fig: 19 - Transition times and propagation delay times, combination logic.

و در ۲۰ ۲۰

<u>ن</u>

e. .

· ...



20

exclusion of the second of the second of **Dimensions and pad layout for CD4572UBH.** The asi8-second second second of the second s

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch). 

and the second second

The state of the second

1.

nanar -

. . . . <del>.</del> . . . .



10-Jun-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4572UBE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4572UBE	Samples
CD4572UBEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4572UBE	Samples
CD4572UBM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4572UBM	Samples
CD4572UBME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4572UBM	Samples
CD4572UBMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4572UBM	Samples
CD4572UBNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4572UB	Samples
CD4572UBPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM572UB	Samples
CD4572UBPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM572UB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

10-Jun-2014

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	ıl											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4572UBNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4572UBPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4572UBNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4572UBPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated