Data sheet acquired from Harris Semiconductor
SCHS208D
February 1998 - Revised August 2003

## Features

- Wide Analog-Input-Voltage Range $\qquad$ OV-10V
- Low "ON" Resistance
- $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} . \ldots . . . . .$. . . . . . . . . . . . . . . . . . . . . . . . . $25 \Omega$
- $\mathrm{V}_{\mathrm{CC}}=9 \mathrm{~V}$
- Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- Wide Operating Temperature Range ... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- HC Types
- 2V to 10V Operation
- High Noise Immunity: $\mathrm{N}_{\mathrm{IL}}=30 \%, \mathrm{~N}_{\mathrm{IH}}=30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and 10 V
- HCT Types
- Direct LSTTL Input Logic Compatibility, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (Max), $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ (Min)
- CMOS Input Compatibility, $\mathrm{I}_{\mathrm{I}} \leq 1 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$


## Description

The 'HC4066 and CD74HCT4066 contain four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear "ON" resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

## Ordering Information

| PART NUMBER | TEMP. RANGE <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE |
| :--- | :--- | :--- |
| CD54HC4066F3A | -55 to 125 | 14 Ld CERDIP |
| CD74HC4066E | -55 to 125 | 14 Ld PDIP |
| CD74HC4066M | -55 to 125 | 14 Ld SOIC |
| CD74HC4066MT | -55 to 125 | 14 Ld SOIC |
| CD74HC4066M96 | -55 to 125 | 14 Ld SOIC |
| CD74HC4066PW | -55 to 125 | 14 Ld TSSOP |
| CD74HC4066PWR | -55 to 125 | 14 Ld TSSOP |
| CD74HC4066PWT | -55 to 125 | 14 Ld TSSOP |
| CD74HCT4066E | -55 to 125 | 14 Ld PDIP |
| CD74HCT4066M | -55 to 125 | 14 Ld SOIC |
| CD74HCT4066MT | -55 to 125 | 14 Ld SOIC |
| CD74HCT4066M96 | -55 to 125 | 14 Ld SOIC |

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250 .

## Pinout

CD54HC4066 (CERDIP)
CD74HC4066 (PDIP, SOIC, TSSOP)
CD74HCT4066 (PDIP, SOIC)
TOP VIEW

## Functional Diagram


truth table

| INPUT <br> nE | SWITCH |
| :---: | :---: |
| L | Off |
| H | On |

H= High Level L= Low Level

## Logic Diagram



| Absolute Maximum Ratings |  |
| :---: | :---: |
| DC Supply Voltage, V ${ }_{\text {CC }}$ |  |
| HCT Types | -0.5V to 7V |
| HC Types | -0.5V to 10.5V |
| DC Input Diode Current, $\mathrm{I}_{\text {IK }}$ |  |
| For $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Switch Current, $\mathrm{I}_{0}$ (Note 1) |  |
| For $-0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. | $\pm 25 \mathrm{~mA}$ |
| DC Output Diode Current, IOK |  |
| For $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. | $\pm 20 \mathrm{~mA}$ |
| DC Output Source or Sink Current per Output Pin, IO |  |
| For $\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. | $\pm 25 \mathrm{~mA}$ |
| DC V CC or Ground Current, $\mathrm{I}_{\text {CC }}$ | $\pm 50 \mathrm{~mA}$ |

## Thermal Information

| Thermal Resistance (Typical, Note 2) | $\theta_{\text {JA }}$ |
| :---: | :---: |
| E (PDIP) Package | $80^{\circ} \mathrm{C} / \mathrm{W}$ |
| M (SOIC) Package. | $86^{\circ} \mathrm{C} / \mathrm{W}$ |
| PW (TSSOP) Package | $113^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature (Hermetic Package or Die) | . $175{ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range . . . . . . . . .6 6 | to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions



CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. In certain applications, the external load-resistor current may include both $\mathrm{V}_{\mathrm{CC}}$ and signal-line components. To avoid drawing $\mathrm{V}_{\mathrm{CC}}$ current when switch current flows into the transmission gate inputs, (terminals 1,4,8 and 11) the voltage drop across the bidirectional switch must not exceed 0.6 V (calculated from R $\mathrm{R}_{\mathrm{ON}}$ values shown in the DC Electrical Specifications Table). No $\mathrm{V}_{\mathrm{CC}}$ current will flow through $R_{\mathrm{L}}$ if the switch current flows into terminals $2,3,9$ and 10.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | V ( V ) | $\mathrm{V}_{\text {IS }}(\mathrm{V})$ |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  | 9 | 6.3 | - | - | 6.3 | - | 6.3 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
|  |  |  |  | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
|  |  |  |  | 9 | - | - | 2.7 | - | 2.7 | - | 2.7 | V |
| Input Leakage Current (Any Control) | IIL | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { or } \end{aligned}$ | - | 10 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Off-Switch Leakage Current | Iz | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{CC}}$ or GND | 10 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |

DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | ${ }_{-55}{ }^{\circ} \mathrm{C}$ тO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | $\mathrm{V}_{\text {IS }}(\mathrm{V})$ |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| "ON" Resistance $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ (Figure 1) | RON | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ or GND | 4.5 | - | 25 | 80 | - | 106 | - | 128 | $\Omega$ |
|  |  |  |  | 6 | - | 20 | 75 | - | 94 | - | 113 | $\Omega$ |
|  |  |  |  | 9 | - | 15 | 60 | - | 78 | - | 95 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}$ to GND | 4.5 | - | 35 | 95 | - | 118 | - | 142 | $\Omega$ |
|  |  |  |  | 6 | - | 24 | 84 | - | 105 | - | 126 | $\Omega$ |
|  |  |  |  | 9 | - | 16 | 70 | - | 88 | - | 105 | $\Omega$ |
| "ON" Resistance Between Any Two Switches | $\mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | 4.5 | - | 1 | - | - | - | - | - | $\Omega$ |
|  |  |  |  | 6 | - | 0.75 | - | - | - | - | - | $\Omega$ |
|  |  |  |  | 9 | - | 0.5 | - | - | - | - | - | $\Omega$ |
| Quiescent Device Current | ICC | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | - | 6 | - | - | 2 | - | 20 | - | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | 10 | - | - | 16 | - | 160 | - | 320 | $\mu \mathrm{A}$ |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | $\begin{gathered} 4.5 \text { to } \\ 5.5 \end{gathered}$ | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| Input Leakage Current (Any Control) | IIL | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | - | 5.5 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Off-Switch Leakage Current | Iz | $\mathrm{V}_{\mathrm{IL}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | 5.5 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| "ON" Resistance $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ (Figure 1) | $\mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}} \text { or }$ GND | 4.5 | - | 25 | 80 | - | 106 | - | 128 | $\Omega$ |
|  |  |  | $\begin{aligned} & V_{C C} \text { to } \\ & \text { GND } \end{aligned}$ | 4.5 | - | 35 | 95 | - | 118 | - | 142 | $\Omega$ |
| "ON" Resistance Between Any Two Switches | $\mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | 4.5 | - | 1 | - | - | - | - | - | $\Omega$ |
| Quiescent Device Current | Icc | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | - | 5.5 | - | - | 2 | - | 20 | - | 40 | $\mu \mathrm{A}$ |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ${ }^{\Delta} \mathrm{I} C \mathrm{C}$ (Note 3) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -2.1 \end{aligned}$ | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | 100 | 360 | - | 450 | - | 490 | $\mu \mathrm{A}$ |

NOTE:
3. For dual-supply systems theoretical worst case $\left(\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)$ specification is 1.8 mA .

HCT Input Loading Table

| INPUT | UNIT LOADS |
| :---: | :---: |
| All | 1 |

NOTE: Unit Load is $\Delta \mathrm{I}_{\text {CC }}$ limit specified in DC Electrical Specifications table, e.g., $360 \mu \mathrm{~A}$ max at $25^{\circ} \mathrm{C}$.

Switching Specifications Input $t_{r}, t_{f}=6 n s$

| PARAMETER | SYMBOL | TEST CONDITIONS | $V_{C c}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-5^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay Time Switch In to Out | tPLH, tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 60 | - | 75 | - | 90 | ns |
|  |  |  | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
|  |  |  | 9 | - | - | 8 | - | 11 | - | 13 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 4 | - | - | - | - | - | ns |
| Propagation Delay Time Switch Turn On Delay | $\mathrm{t}_{\text {PZH, }}$, tPZL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 100 | - | 125 | - | 150 | ns |
|  |  |  | 4.5 | - | - | 20 | - | 25 | - | 30 | ns |
|  |  |  | 9 | - | - | 12 | - | 15 | - | 18 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 8 | - | - | - | - | - | ns |
| Propagation Delay Time Switch Turn Off Delay | tPHZ, tpLZ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 150 | - | 190 | - | 225 | ns |
|  |  |  | 4.5 | - | - | 30 | - | 38 | - | 45 | ns |
|  |  |  | 9 | - | - | 24 | - | 30 | - | 36 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 12 | - | - | - | - | - | ns |
| Input (Control) Capacitance | $\mathrm{Cl}_{1}$ | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 4, 5) | CPD | - | 5 | - | 25 | - | - | - | - | - | pF |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay Time Switch In to Out | ${ }_{\text {tPLH, }}$ tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 4 | - | - | - | - | - | ns |
| Propagation Delay Time Switch Turn On Delay | $\mathrm{t}_{\text {PZH, }}$, tPZL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 24 | - | 30 | - | 36 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 9 | - | - | - | - | - | ns |
| Propagation Delay Time Switch Turn Off Delay | $\mathrm{t}_{\text {PHZ }}$, tpLZ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 14 | - | - | - | - | - | ns |
| Input (Control) Capacitance | $\mathrm{Cl}_{1}$ | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 4, 5) | CPD | - | 5 | - | 38 | - | - | - | - | - | pF |

NOTES:
4. $\mathrm{C}_{\mathrm{PD}}$ is used to determine the dynamic power consumption, per package.
5. $P_{D}=C_{P D} V_{C C}{ }^{2} f_{i}+\Sigma\left(C_{L}+C_{S}\right) V_{C C}{ }^{2} f_{o}$ where $f_{i}=$ input frequency, $f_{0}=$ output frequency, $C_{L}=$ output load capacitance, $C_{S}=$ switch capacitance, $\mathrm{V}_{\mathrm{CC}}=$ supply voltage.

Analog Channel Specifications $T_{A}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathbf{C C}}(\mathrm{V})$ | HC4066 | CD74HCT4066 | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Switch Frequency Response Bandwidth at -3dB <br> Figure 2 | Figure 5, Notes 6, 7 | 4.5 | 200 | 200 | MHz |
| Cross Talk Between Any Two Switches Figure 3 | Figure 4, Notes 7, 8 | 4.5 | -72 | -72 | dB |
| Total Harmonic Distortion | Figure 6, 1kHz, <br> VIS $=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | 4.5 | 0.022 | 0.023 | $\%$ |
|  | Figure 6, 1 kHz, <br> $\mathrm{V}_{\text {IS }}=8 \mathrm{~V}_{\text {P-P }}$ | 9 | 0.008 | $\mathrm{~N} / \mathrm{A}$ | $\%$ |

Analog Channel Specifications $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| PARAMETER | TEST CONDITIONS | $V_{C C}(V)$ | HC4066 | CD74HCT4066 | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Control to Switch Feedthrough Noise | Figure 7 | 4.5 | 200 | 130 | mV |
|  |  | 9 | 550 | $\mathrm{~N} / \mathrm{A}$ | mV |
| Switch "OFF" Signal Feedthrough Figure 3 | Figure 8, Notes 7, 8 | 4.5 | -72 | -72 | dB |
| Switch Input Capacitance, CS |  | - | 5 | 5 | pF |

NOTES:
6. Adjust input level for 0 dBm at output, $\mathrm{f}=1 \mathrm{MHz}$.
7. $\mathrm{V}_{\text {IS }}$ is centered at $\mathrm{V}_{\mathrm{CC}} / 2$.
8. Adjust input for 0 dBm at $\mathrm{V}_{\mathrm{IS}}$.

## Typical Performance Curves



FIGURE 1. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE


FIGURE 2. SWITCH FREQUENCY RESPONSE, $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$


FIGURE 3. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY, $V_{C C}=4.5 \mathrm{~V}$

## Analog Test Circuits




FIGURE 4. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT


FIGURE 5. FREQUENCY RESPONSE TEST CIRCUIT


FIGURE 7. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT


FIGURE 6. TOTAL HARMONIC DISTORTION TEST CIRCUIT


FIGURE 8. SWITCH OFF SIGNAL FEEDTHROUGH

Test Circuits and Waveforms


FIGURE 9. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


FIGURE 10. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-8950701CA | ACTIVE | CDIP | $J$ | 14 | 1 | TBD | Call TI | Call TI |  |
| CD54HC4066F3A | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N/ A for Pkg Type |  |
| CD74HC4066E | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |  |
| CD74HC4066EE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |  |
| CD74HC4066M | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066M96 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066M96E4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066M96G4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066ME4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066MG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066MT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066MTE4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066MTG4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PWE4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |


| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC4066PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PWT | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PWTE4 | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HC4066PWTG4 | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066E | ACTIVE | PDIP | N | 14 | 25 | Pb -Free (RoHS) | CU NIPDAU | N / A for Pkg Type |  |
| CD74HCT4066EE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |  |
| CD74HCT4066M | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066M96 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066M96E4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066M96G4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066ME4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066MG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066MT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066MTE4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| CD74HCT4066MTG4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability nformation and additional product content details.
BD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that ead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between he die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above
Green (RoHS \& no Sb/Br): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Ti has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## OTHER QUALIFIED VERSIONS OF CD54HC4066, CD74HC4066, CD74HCT4066 :

- Catalog: CD74HC4066
- Automotive: CD74HCT4066-Q1
- Military: CD54HC4066

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive- Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications


## TAPE AND REEL INFORMATION

REEL DIMENSIONS


W1

TAPE AND REEL INFORMATION
*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 <br> $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC4066M96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4066MT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4066PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4066PWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HCT4066M96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HCT4066MT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC4066M96 | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| CD74HC4066MT | SOIC | D | 14 | 250 | 367.0 | 367.0 | 38.0 |
| CD74HC4066PWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| CD74HC4066PWT | TSSOP | PW | 14 | 250 | 367.0 | 367.0 | 35.0 |
| CD74HCT4066M96 | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| CD74HCT4066MT | SOIC | D | 14 | 250 | 367.0 | 367.0 | 38.0 |



| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)
PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AB.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Tl is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

## Products

| Audio | www.ti.com/audio |
| :---: | :---: |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | $\underline{\text { microcontroller.ti.com }}$ |
| RFID | www.ti-rfid.com |
| OMAP Mobile Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

## Applications

| Automotive and Transportation | www.ti.com/automotive |
| :---: | :---: |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |
| TI E2E Community | e2e.ti.com |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

