SCCS032B - SEPTEMBER 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 64-mA Output Sink Current
 32-mA Output Source Current
- Independent Register for A and B Buses
- Multiplexed Real-Time and Stored Data Transfer
- 3-State Outputs

(TOP VIEW) CPAB [24 VCC SAB [] 2 23 CPBA GAB [] 3 22 T SBA 21 GBA $A_1 \prod 4$ 20 B₁ A₂ [] 5 19 B₂ A₃ 🛮 6 Α₄Γ 18∏ B₃ A₅ 🛮 8 17 B₄ A₆ 🛮 9 16 B₅ 15 B₆ A₇ 🛮 10 14 🛮 B₇ A₈ 📙 11 GND **1**12 13 B₈

Q OR SO PACKAGE

description

The CY74FCT652T consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. GAB and GBA inputs control the transceiver functions. Select-control (SAB and SBA) inputs select either real-time or stored-data transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high input level selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions of the appropriate clock (CPAB or CPBA) inputs, regardless of the select or enable levels of the control pins. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and $\overline{\text{GBA}}$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCCS032B - SEPTEMBER 1994 - REVISED OCTOBER 2001

ORDERING INFORMATION

TA	PAC	(AGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	OP – Q Tape and reel 5.4 CY74FC		CY74FCT652CTQCT	FCT652C
	SOIC - SO	Tube	5.4	CY74FCT652CTSOC	FCT652C
		Tape and reel	5.4	CY74FCT652CTSOCT	FC1652C
–40°C to 85°C	QSOP - Q	Tape and reel	6.3	CY74FCT652ATQCT	FCT652A
	SOIC - SO	Tube	6.3	CY74FCT652ATSOC	FCT652A
	3010 - 30	Tape and reel	6.3	CY74FCT652ATSOCT	FC1052A
	QSOP – Q	Tape and reel	9	CY74FCT652TQCT	FCT652

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

_								
		INP	UTS			DAT	OPERATION OR	
GAB	GBA	CPAB	СРВА	SAB	SBA	A ₁ -A ₈	B ₁ -B ₈	FUNCTION
L	Н	H or L	H or L	Χ	Х	Input	Input	Isolation
L	Н	1	\uparrow	X	X	Input	Input	Store A and B data
Х	Н	1	H or L	Х	Х	Input	Unspecified§	Store A, hold B
Н	Н	\uparrow	\uparrow	χ‡	X	Input	Output	Store A in both registers
L	Х	H or L	↑	Χ	Х	Unspecified§	Input	Hold A, store B
L	L	1	\uparrow	Χ	χ‡	Output	Input	Store B in both registers
L	L	Х	Х	Χ	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	X	Н	Χ	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and Stored B data to A bus

H = High logic level, L = Low logic level, X = Don't care, ↑ = Low-to-high transition



[‡] Select control = L: clocks can occur simultaneously. Select control = H: clocks must be staggered in order to load both registers.

[§] The data output functions can be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions always are enabled, i.e., data at the bus pins are stored on every low-to-high transition of the clock inputs.





Figure 1. Bus-Management Functions



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	0.5 V to 7 V
DC output voltage range	0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	V
ІОН	High-level output current			-32	mA
loL	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-7.

SCCS032B - SEPTEMBER 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	3	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
V	V 4.75.V	2	-		٧		
VOH	V _{CC} = 4.75 V	I _{OH} = -15 mA		2.4	3.3		V
VoL	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 64 mA			0.3	0.55	V
V_{hys}	All inputs				0.2		V
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$				5	μΑ
lін	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 2.7 V				±1	μΑ
I _Ι Γ	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 0.5 V				±1	μΑ
lozн	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 2.7 V				10	μΑ
lozl	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0.5 V				-10	μΑ
los [‡]	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V$,	V _{OUT} = 4.5 V				±1	μΑ
lcc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2	mA
∆lCC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3$.4 V , $f_1 = 0$, Outputs ope	en		0.5	2	mA
^I CCD [¶]		ut switching at 50% duty $I_{N} \le 0.2 \text{ V or } V_{IN} \ge V_{CC}$			0.06	0.12	mA/ MHz
	$V_{CC} = 5.25 \text{ V},$ $f_0 = 10 \text{ MHz},$	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
l _C #	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	mA
IC"	GAB = GBA = GND, SAB = CPAB = GND,	Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$	2.8	5.6		
	SBA = V _{CC}	at 50% duty cycle	V _{IN} = 3.4 V or GND		5.1	14.6ll	
Ci					5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

IC = Total supply current

I_{CC} = Power-supply current with CMOS input levels

ΔICC = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

 \parallel Values for these conditions are examples of the $I_{\hbox{\footnotesize CC}}$ formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

 $[\]S$ Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

This parameter is derived for use in total power-supply calculations.

[#] IC = ICC + Δ ICC \times DH \times NT + ICCD (f₀/2 + f₁ \times N₁) Where:

CY74FCT652T **8-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SCCS032B – SEPTEMBER 1994 – REVISED OCTOBER 2001


timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

					CY74FCT652AT		CY74FCT652CT		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, clock high or low		6		5		5		ns
t _{su}	Setup time, before CPAB↑ or CPBA↑	A or B	4		2		2		ns
t _h	Hold time, after CPAB↑ or CPBA↑	A or B	2		1.5		1.5		ns

switching characteristics over operating free-air temperature range (see Figure 2)

PARAMETER	FROM	TO (OUTPUT)	CY74FC	CY74FCT652T		CY74FCT652AT		CY74FCT652CT	
PARAMETER	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A or B	B or A	1.5	9	1.5	6.3	1.5	5.4	20
t _{PHL}	AUIB	BULA	1.5	9	1.5	6.3	1.5	5.4	ns
^t PZH	GAB or GBA	AB or GBA A or B	1.5	14	1.5	9.8	1.5	7.8	ns
t _{PZL}			1.5	14	1.5	9.8	1.5	7.8	115
^t PHZ	GAB or GBA	A or B	1.5	9	1.5	6.3	1.5	6.3	ns
t _{PLZ}	GAB OI GBA	AOIB	1.5	9	1.5	6.3	1.5	6.3	115
tPLH	CPAB or CPBA	B or CPBA A or B	1.5	9	1.5	6.3	1.5	5.7	ns
t _{PHL}	CPAB OF CPBA	AUIB	1.5	9	1.5	6.3	1.5	5.7	110
tPLH	SBA or SAB	A or B	1.5	11	1.5	7.7	1.5	6.2	20
^t PHL	SBA UI SAB	AUIB	1.5	11	1.5	7.7	1.5	6.2	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated