### LMC6442

LMC6442 Dual Micropower Rail-to-Rail Output Single Supply Operational
Amplifier



Literature Number: SNOS013D

103 dB



#### LMC6442

# Dual Micropower Rail-to-Rail Output Single Supply Operational Amplifier

### **General Description**

The LMC6442 is ideal for battery powered systems, where very low supply current (less than one microamp per amplifier) and Rail-to-Rail output swing is required. It is characterized for 2.2V to 10V operation, and at 2.2V supply, the LMC6442 is ideal for single (Li-Ion) or two cell (NiCad or alkaline) battery systems.

The LMC6442 is designed for battery powered systems that require long service life through low supply current, such as smoke and gas detectors, and pager or personal communications systems.

Operation from single supply is enhanced by the wide common mode input voltage range which includes the ground (or negative supply) for ground sensing applications. Very low (5 fA, typical) input bias current and near constant supply current over supply voltage enhance the LMC6442's performance near the end-of-life battery voltage.

Designed for closed loop gains of greater than plus two (or minus one), the amplifier has typically 9.5 KHz GBWP (Gain Bandwidth Product). Unity gain can be used with a simple compensation circuit, which also allows capacitive loads of up to 300 pF to be driven, as described in the Application Notes section.

#### **Features**

(Typical,  $V_S = 2.2V$ )

Output Swing to within 30 mV of supply rail

■ High voltage gain

■ Gain Bandwidth Product 9.5 KHz ■ Guaranteed for: 2.2V, 5V, 10V

■ Low Supply Current

0.95 µA/Amplifier

■ Input Voltage Range -0.3V to V<sup>+</sup> -0.9V


■ 2.1 µW/Amplifier Power consumption

■ Stable for  $A_V \ge +2$  or  $A_V \le -1$ 

#### **Applications**

- Portable instruments
- Smoke/gas/CO/fire detectors
- Pagers/cell phones
- Instrumentation
- Thermostats
- Occupancy sensors
- Cameras
- Active badges

### **Connection Diagram**



### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2) 2 kV

Differential Input Voltage  $\pm$ Supply Voltages Voltage at Input/Output Pin  $(V^+) + 0.3V, (V^-) - 0.3V$ 

Supply Voltage ( $V^+ - V^-$ ): 16V

Current at Input Pin (Note 10) ±5 mA
Current at Output Pin(Notes 3, 7) ±30 mA

Lead Temp. (soldering 10 sec) 260°C

Storage Temp. Range: -65°C to +150°C

Junction Temp. (Note 4) 150°C

### **Operating Ratings**(Note 1)

Supply Voltage  $1.8V \le V_S \le 11V$ Junction Temperature  $-40^{\circ}\text{C} < T_J < +85^{\circ}\text{C}$ 

Range: LMC6442AI, LMC6442I Thermal Resistance  $(\theta_{JA})$ 

M Package, 8-pin Surface 193°C/W

Mount

N Package, 8-pin Molded DIP 115°C/W

#### 2.2V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.2V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 1$  M $\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
DC Electr	ical Characteristics		·	•		•
V <sub>OS</sub>	Input Offset Voltage		-0.75	±3 ±4	±7 <b>±8</b>	mV max
TCV <sub>OS</sub>	Temp. coefficient of input offset voltage		0.4			μV/°C
l <sub>B</sub>	Input Bias Current	(Note 14)	0.005	4	4	pA max
l <sub>os</sub>	Input Offset Current	(Note 14)	0.0025	2	2	pA max
CMRR	Common Mode Rejection Ratio	-0.1V ≤ V <sub>CM</sub> ≤0.5V	92	67 <b>67</b>	67 <b>67</b>	dB min
C <sub>IN</sub>	Common Mode Input Capacitance		4.7			pF
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.5 V to 10V	95	75 <b>75</b>	75 <b>75</b>	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	1.3	1.05 <b>0.95</b>	1.05 <b>0.95</b>	V min
		Civinn 2 30 db	-0.3	-0.2 <b>0</b>	-0.2 <b>0</b>	V max
$A_V$	Large Signal Voltage	Sourcing (Note 11)	100			dB
	Gain	Sinking (Note 11)	94			min
		$V_{\rm O} = 0.22 V \text{ to } 2 V$	103	80	80	
V <sub>O</sub>	Output Swing	V <sub>ID</sub> = 100 mV (Note 13)	2.18	2.15 <b>2.15</b>	2.15 <b>2.15</b>	V min
		V <sub>ID</sub> = -100 mV (Note 13)	22	60 <b>60</b>	60 <b>60</b>	mV max
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, V <sub>ID</sub> = 100 mV (Notes 12, 13)	50	18 <b>17</b>	18 <b>17</b>	μA
		Sinking, $V_{ID} = -100 \text{ mV}$ (Notes 12, 13)	50	20 <b>19</b>	20 <b>19</b>	min
I <sub>S</sub>	Supply Current (2 amplifiers)	R <sub>L</sub> = open	1.90	2.4 <b>3.0</b>	2.6 <b>3.2</b>	μA
		V <sup>+</sup> = 1.8V, R <sub>L</sub> = open	2.10			max

### 2.2V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.2V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 1 \text{ M}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units		
AC Electr	AC Electrical Characteristics							
SR	Slew Rate (Note 8)		2.2			V/ms		
GBWP	Gain-Bandwidth		9.5			KHz		
	Product							
φ <sub>m</sub>	Phase Margin	(Note 15)	63			deg		

#### **5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 1~M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
DC Electr	ical Characteristics					
V <sub>OS</sub>	Input Offset Voltage		-0.75	±3 ±4	±7 <b>±8</b>	mV max
TCV <sub>OS</sub>	Temp. coefficient of input offset voltage		0.4			μV/°C
I <sub>B</sub>	Input Bias Current	(Note 14)	0.005	4	4	pA max
I <sub>os</sub>	Input Offset Current	(Note 14)	0.0025	2	2	pA max
CMRR	Common Mode Rejection Ratio	-0.1V ≤ V <sub>CM</sub> ≤3.5V	102	70 <b>70</b>	70 <b>70</b>	dB min
C <sub>IN</sub>	Common Mode Input Capacitance		4.1			pF
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.5 V to 10V	95	75 <b>75</b>	75 <b>75</b>	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	4.1	3.85 <b>3.75</b>	3.85 <b>3.75</b>	V min
		Civinn 2 50 ub	-0.4	-0.2 <b>0</b>	-0.2 <b>0</b>	V max
$A_V$	Large Signal Voltage Gain	Sourcing (Note 11) Sinking (Note 11)	100 94			dB
		$V_{\rm O} = 0.5 \text{V to } 4.5 \text{V}$	103	80	80	min
V <sub>O</sub>	Output Swing	V <sub>ID</sub> = 100 mV (Note 13)	4.99	4.95 <b>4.95</b>	4.95 <b>4.95</b>	V min
		V <sub>ID</sub> = -100 mV (Note 13)	20	50 <b>50</b>	50 <b>50</b>	mV max
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, V <sub>ID</sub> = 100 mV (Notes 12, 13)	500	300 <b>200</b>	300 <b>200</b>	μA
		Sinking, $V_{ID} = -100 \text{ mV}$ (Notes 12, 13)	350	200 <b>150</b>	200 <b>150</b>	min
I <sub>S</sub>	Supply Current (2 amplifiers)	R <sub>L</sub> = open	1.90	2.4 <b>3.0</b>	2.6 <b>3.2</b>	μA max

### **5V Electrical Characteristics** (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J=25^{\circ}C$ ,  $V^+=5V$ ,  $V^-=0V$ ,  $V_{CM}=V_O=V$  +/2, and  $R_L=1$  M $\Omega$  to V+/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
AC Electr	ical Characteristics					
SR	Slew Rate (Note 8)		4.1	2.5	2.5	V/ms
GBWP	Gain-Bandwidth		10			KHz
	Product					
φ <sub>m</sub>	Phase Margin	(Note 15)	64			deg
THD	Total Harmonic	$A_V = +2$ , $f = 100 Hz$ ,	0.08			%
	Distortion	$R_L = 10 M\Omega, V_{OUT} = 1 V_{PP}$				

### **10V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 10V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 1~M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LIMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
DC Electr	ical Characteristics		·			
V <sub>OS</sub>	Input Offset Voltage		-1.5	±3 ±4	±7 <b>±8</b>	mV max
TCV <sub>OS</sub>	Temp. coefficient of input offset voltage		0.4			μV/°C
I <sub>B</sub>	Input Bias Current	(Note 14)	0.005	4	4	pA max
I <sub>os</sub>	Input Offset Current	(Note 14)	0.0025	2	2	pA max
CMRR	Common Mode Rejection Ratio	-0.1V ≤ V <sub>CM</sub> ≤8.5V	105	70 <b>70</b>	70 <b>70</b>	dB min
C <sub>IN</sub>	Common Mode Input Capacitance		3.5			pF
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.5 V to 10V	95	75 <b>75</b>	75 <b>75</b>	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	9.1	8.85 <b>8.75</b>	8.85 <b>8.75</b>	V min
		OWINA 2 30 db	-0.4	-0.2 <b>0</b>	-0.2 <b>0</b>	V max
$A_V$	Large Signal Voltage	Sourcing (Note 11)	120			dB
	Gain	Sinking (Note 11)	100			min
		$V_{\rm O} = 0.5 V$ to 9.5 V	104	80	80	
V <sub>O</sub>	Output Swing	V <sub>ID</sub> = 100 mV (Note 13)	9.99	9.97 <b>9.97</b>	9.97 <b>9.97</b>	V min
		V <sub>ID</sub> = -100 mV (Note 13)	22	50 <b>50</b>	50 <b>50</b>	mV max
I <sub>sc</sub>	Output Short Circuit Current	Sourcing, V <sub>ID</sub> = 100 mV (Notes 12, 13)	2100	1200 <b>1000</b>	1200 <b>1000</b>	μΑ
		Sinking, $V_{ID} = -100 \text{ mV}$ (Notes 12, 13)	900	600 <b>500</b>	600 <b>500</b>	min
I <sub>S</sub>	Supply Current (2 amplifiers)	R <sub>L</sub> = open	1.90	2.4 <b>3.0</b>	2.6 <b>3.2</b>	μA max

#### 10V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 10V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 1~M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
AC Electr	ical Characteristics					
SR	Slew Rate(Note 8)		4.1	2.5	2.5	V/ms
GBWP	Gain-Bandwidth Product		10.5			KHz
φ <sub>m</sub>	Phase Margin	(Note 15)	68			deg
e <sub>n</sub>	Input-Referred Voltage Noise	R <sub>L</sub> = open f = 10 Hz	170			nV/√Hz
i <sub>n</sub>	Input-Referred Current Noise	R <sub>L</sub> = open f = 10 Hz	0.0002			pA/√Hz
	Crosstalk Rejection	(Note 9)	85			dB

### **Electrical Characteristics (continued)**

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 k $\Omega$  in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis unless otherwise specified.

Note 7: Do not short circuit output to  $V^+$ , when  $V^+$  is greater than 13V or reliability will be adversely affected.

Note 8: Slew rate is the slower of the rising and falling slew rates.

Note 9: Input referred,  $V^+ = 10V$  and  $R_L = 10~M\Omega$  connected to 5V. Each amp excited in turn with 1 KHz to produce about 10  $V_{PP}$  output.

Note 10: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

**Note 11:**  $R_L$  connected to  $V^+/2$ . For Sourcing Test,  $V_O > V^+/2$ . For Sinking tests,  $V_O < V^+/2$ .


 $\textbf{Note 12:} \ \ \text{Output shorted to ground for sourcing, and shorted to } \ V+ \ \text{for sinking short circuit current test.}$ 

Note 13: V<sub>ID</sub> is differential input voltage referenced to inverting input.


Note 14: Limits guaranteed by design.

Note 15: See the Typical Performance Characteristics and Application Notes sections for more details.


#### Total Supply Current vs. Supply Voltage




## Total Supply Current vs. Supply Voltage (Positive Input Overdrive)




## Offset Voltage vs. Common Mode Voltage $(V_S = 2.2V)$




## Total Supply Current vs. Supply Voltage (Negative Input Overdrive)



#### Input Bias Current vs. Temperature




## Offset Voltage vs. Common Mode Voltage $(V_S = 5V)$




10006407

10006441


## Offset Voltage vs. Common Mode Voltage $(V_S = 10V)$




#### Swing Towards V<sup>+</sup> vs. Supply Voltage




#### Output Source Current vs. Output Voltage




#### Swing Towards V- vs. Supply Voltage




#### Swing From Rail(s) vs. Temperature




#### Output Sink Current vs. Output Voltage




#### Maximum Output Voltage vs. Load Resistance




#### Open Loop Gain/Phase vs. Frequency




### Open Loop Gain/Phase vs. Frequency For Various C<sub>L</sub>




#### Large Signal Voltage Gain vs. Supply Voltage




Open Loop Gain/Phase vs. Frequency For Various  $\textbf{C}_{L}$  ( $\textbf{Z}_{L}$  = 1  $\textbf{M}\Omega$  II  $\textbf{C}_{L})$ 




#### Gain Bandwidth Product vs. Supply Voltage




#### Phase Margin (Worst Case) vs. Supply Voltage




#### **PSRR vs. Frequency**




#### Negative Slew Rate vs. Supply Voltage




#### CMRR vs. Frequency




#### Positive Slew Rate vs. Supply Voltage




#### Cross-Talk Rejection vs. Frequency




#### Input Voltage Noise vs. Frequency




#### THD+N vs. Frequency




#### Maximum Output Swing vs. Frequency




#### Output Impedance vs. Frequency



#### THD+N vs. Amplitude




## Small Signal Step Response $(A_V = +2) (C_L = 12 pF, 100 pF)$




10006429

Large Signal Step Response  $(A_V = +2) (C_L = 100 pF)$ 




Small Signal Step Response (A<sub>V</sub> = +1) For Various C<sub>L</sub>



10006431


## Small Signal Step Response (A<sub>V</sub> = -1) (C<sub>L</sub>= $1M\Omega$ II 100 pF, 200 pF)



Large Signal Step Response

10006451

10006432



### **Applications Information**

#### **USING LMC6442 IN UNITY GAIN APPLICATIONS**

LMC6442 is optimized for maximum bandwidth and minimal external components when operating at a minimum closed loop gain of +2 (or -1). However, it is also possible to operate the device in a unity gain configuration by adding external compensation as shown in *Figure 1*:




FIGURE 1.  $A_V = +1$  Operation by adding  $C_C$  and  $R_C$ 

Using this compensation technique it is possible to drive capacitive loads of up to 300 pF without causing oscillations (see the Typical Performance Characteristics for step response plots). This compensation can also be used with other gain settings in order to improve stability, especially when driving capacitive loads (for optimum performance,  $R_{\rm C}$  and  $C_{\rm C}$  may need to be adjusted).

#### **USING "T" NETWORK**

Compromises need to be made whenever high gain inverting stages need to achieve a high input impedance as well. This is especially important in low current applications which tend to deal with high resistance values. Using a traditional inverting amplifier, gain is inversely proportional to the resistor value tied between the inverting terminal and input while the input impedance is equal to this value. For example, in order to build an inverting amplifier with an input impedance of  $10M\Omega$  and a gain of 100, one needs to come up with a feedback resistor of  $1000~M\Omega$  -an expensive task.

An alternate solution is to use a "T" Network in the feedback path, as shown in *Figure 2*.

Closed loop gain, A<sub>V</sub> is given by:

$$A_{V} = -\frac{R^{2}}{R2} \bullet \left(\frac{2}{R} + \frac{1}{R1}\right)$$




FIGURE 2. "T" Network Used to Replace High Value Resistor

It must be noted, however, that using this scheme, the realizable bandwidth would be less than the theoretical maximum. With feedback factor, B, defined as:

$$\beta \cong \frac{R2}{R2+R} \bullet \frac{R1}{R1+R}$$
 for R2 >> R1

$$BW(-3 dB) \approx GBWP \bullet \beta$$

In this case, assuming a GBWP of about 10 KHz, the expected BW would be around 50 Hz (vs. 100 Hz with the conventional inverting amplifier).

Looking at the problem from a different view, with  $R_F$  defined by  $A_V$ •Rin, one could select a value for R in the "T" Network and then determine R1 based on this selection:

$$R1 = \frac{R^2}{R_F - 2R}$$




FIGURE 3. "T" Network Values for Various Values of R

For convenience, Figure 3 shows R1 vs.  $\rm R_{\rm F}$  for different values of R.

#### **DESIGN CONSIDERATIONS FOR CAPACITIVE LOADS**

As with many other opamps, the LMC6442 is more stable at higher closed loop gains when driving a capacitive load. Figure 4 shows minimum closed loop gain versus load capacitance, to achieve less than 10% overshoot in the output small signal response. In addition, the LMC6442 is more stable when it provides more output current to the load and when its output voltage does not swing close to V<sup>-</sup>.

The LMC6442 is more tolerant to capacitive loads when the equivalent output load resistance is lowered or when output voltage is 1V or greater from the V $^-$  supply. The capacitive load drive capability is also improved by adding an isolating resistor in series with the load and the output of the device. *Figure 5* shows the value of this resistor for various capacitive loads (A $_V = -1$ ), while limiting the output to less than 10 % overshoot.

Referring to the Typical Performance Characteristics plot of Phase Margin (Worst Case) vs. Supply Voltage, note that Phase Margin increases as the equivalent output load resistance is lowered. This plot shows the expected Phase Margin when the device output is very close to V<sup>-</sup>, which is the least stable condition of operation. Comparing this Phase Margin value to the one read off the Open Loop Gain/Phase vs. Frequency plot, one can predict the improvement in

### **Applications Information** (Continued)

Phase Margin if the output does not swing close to V $^-$ . This dependence of Phase Margin on output voltage is minimized as long as the output load,  $R_L$ , is about  $1M\Omega$  or less.

**Output Phase Reversal:** The LMC6442 is immune against this behavior even when the input voltages exceed the common mode voltage range.

**Output Time Delay:** Due to the ultra low power consumption of the device, there could be as long as 2.5 ms of time delay from when power is applied to when the device output reaches its final value.




FIGURE 4. Minimum Operating Gain vs. Capacitive Load





FIGURE 5. Isolating Resistor Value vs Capacitive Load

## **Application Circuits**

#### Micropower Single Supply Voltage to Frequency Converter




V  $^{+}$  = 5V:  $I_{S}$  < 10  $\mu A,~f/V_{C}$  = 4.3 (Hz/V)

R1 
$$\cong$$
 4R4  
R2 = 2R3  


$$f(Hz) = \frac{V_C}{3R_1C_1V^+ \left[\frac{R6}{R5+R6} - \frac{(R6 \parallel R7)}{(R6 \parallel R7)+R5}\right]} \cong \frac{V_C(R5+R6)}{3R_1C_1V^+(R6-R7)} \text{ for } R5 >> R6 \text{ and } R6 >> R7$$

#### **Gain Stage with Current Boosting**



## Application Circuits (Continued)

#### Offset Nulling Schemes





10006444

## **Ordering Information**


	Temperature Range				
	Industrial	Military			NSC
Package	-40°C to +85°C	-55°C to +125°C	Package Marking	Transport Media	Drawing
	LMC6442AIM		LMC6442AIM	Rails	
8-Pin SOIC	LMC6442AIMX		2.5k Tape and Reel	M08A	
6-FIII 30IC	LMC6442IM		LMC6442IM	Rails	WOOA
	LMC6442IMX	_	LIVIC0442IIVI	2.5k Tape and Reel	
8-Pin DIP	LMC6442IN	_	LMC6442IN	Rails	N08E
8-Pin CDIP		5962-9761301QPA	LMC6442AMJ-QML	Rails	J08A
0-FIII CDIF	_	5902-9701501QFA	5962-9761301QPA 5962-9761301QPA	naiis	JUOA
10-Pin SOIC		5962-9761301QXA	LMC6442AMWG-Q	Trays	WG10A
10-1111 3010	<u> </u>	3902-9701301QXA	9761301QXA 9761301QXA	lidys	VVGTUA

## **Physical Dimensions** inches (millimeters) unless otherwise noted





8-Lead (0.150" Wide) Molded Small Outline Package, JEDEC NS Package Number M08A



8-Lead (0.300" Wide) Molded Dual-In-Line Package **NS Package Number N08E** 

#### **Notes**

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

**Europe Customer Support Center** 

**National Semiconductor** 

**National Semiconductor** Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated