



OPA131 OPA2131 OPA4131

SBOS040A - NOVEMBER 1994 - REVISED DECEMBER 2002

# General-Purpose FET-INPUT OPERATIONAL AMPLIFIERS

## **FEATURES**

● FET INPUT: I<sub>R</sub> = 50pA max

LOW OFFSET VOLTAGE: 750µV max
 WIDE SUPPLY RANGE: ±4.5V to ±18V

● SLEW RATE: 10V/µs

WIDE BANDWIDTH: 4MHz

• EXCELLENT CAPACITIVE LOAD DRIVE


SINGLE, DUAL, QUAD VERSIONS


## **DESCRIPTION**


The OPA131 series of FET-input op amps provides high performance at low cost. Single, dual, and quad versions in industry-standard pinouts allow cost-effective design options.

The OPA131 series offers excellent general-purpose performance, including low offset voltage, drift, and good dynamic characteristics.


Single, dual, and quad versions are available in DIP and SO packages. Performance grades include commercial and industrial temperature ranges.







NC = No Connection





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ABSOLUTE MAXIMUM RATINGS**(1)

Supply Voltage, V+ to V	36V
Input Voltage	(V-) - 0.7V to (V+) + 0.7V
Output Short-Circuit <sup>(2)</sup>	Continuous
Operating Temperature	55°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Short-circuit to ground, one amplifier per package.



# **ELECTROSTATIC DISCHARGE SENSITIVITY**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
Single						
OPA131	SO-8	D	-40°C to +85°C	OPA131UJ	OPA131UJ	Rails, 100
"	"	"	"	"	OPA131UJ/2K5	Tape and Reel, 2500
OPA131	SO-8	D	-40°C to +85°C	OPA131UA	OPA131UA	Rails, 100
"	"	"	"	"	OPA131UA/2K5	Tape and Reel, 2500
OPA131	SO-8	D	-40°C to +85°C	OPA131U	OPA131U	Rails, 100
"	"	II .	"	"	OPA131U/2K5	Tape and Reel, 2500
Dual						
OPA2131	SO-8	D	-40°C to +85°C	OPA2131UJ	OPA2131UJ	Rails, 100
"	"	"	"	"	OPA2131UJ/2K5	Tape and Reel, 2500
OPA2131	SO-8	D	-40°C to +85°C	OPA2131UA	OPA2131UA	Rails, 100
"	"	n .	"	"	OPA2131UA/2K5	Tape and Reel, 2500
Quad						
OPA4131	DIP-14	N	-40°C to +85°C	OPA4131PJ	OPA4131PJ	Rails, 25
"	"	II .	"	OPA4131PA	OPA4131PA	Rails, 25
OPA4131	SOL-16	DW	-40°C to +85°C	OPA4131UA	OPA4131UA	Rails, 48
"	"	II .	"	"	OPA4131UA/1K	Tape and Reel, 1000
OPA4131	SOL-14	D	-40°C to +85°C	OPA4131NJ	OPA4131NJ	Rails, 58
"	"	"	"	OPA4131NA	OPA4131NA	Rails, 58

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.



# **ELECTRICAL CHARACTERISTICS**

At T<sub>A</sub> = +25°C, V<sub>S</sub> =  $\pm 15$ V, and R<sub>L</sub> =  $2k\Omega$ , unless otherwise noted.

PARAMETER	CONDITION	OPA131UA OPA2131UA OPA4131PA, UA, NA		OPA131UJ OPA2131UJ OPA4131PJ, NJ				
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage OPA131U model only vs Temperature <sup>(1)</sup>	Operating Temperature Range		±0.2 ±0.2 ±2	±1 0.75 ±10		*	±1.5	mV mV μV/°C
vs Power Supply OPA131U model only	$V_S = \pm 4.5 \text{V to } \pm 18 \text{V}$		50 50	200 100		*	*	μV/V μV/V
INPUT BIAS CURRENT <sup>(2)</sup> Input Bias Current vs Temperature	V <sub>CM</sub> = 0V	See Ty	+5 pical Chara			* *	*	pA
Input Offset Current	V <sub>CM</sub> = 0V		±1	±50		*	*	pA
NOISE Input Voltage Noise Noise Density, f = 10Hz f = 100Hz f = 1kHz f = 10kHz Current Noise Density, f = 1kHz			21 16 15 15 3			* * * *		nV/√Hz nV/√Hz nV/√Hz nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection OPA131U model only	V <sub>CM</sub> = -12V to +14V	(V–) + 3 70 80	80 86	(V+) - 1	*	*	*	V dB dB
INPUT IMPEDANCE Differential Common-Mode	V <sub>CM</sub> = 0V		10 <sup>10</sup>    1 10 <sup>12</sup>    3			*		$\Omega \parallel pF$ $\Omega \parallel pF$
OPEN-LOOP GAIN Open-Loop Voltage Gain OPA131U model only	$V_0 = -12V \text{ to } +12V$	94 100	110 110		*	*		dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Settling Time 0.1% 0.01% Total Harmonic Distortion + Noise	$G = -1$ , 10V Step, $C_L = 100$ pF $G = -1$ , 10V Step, $C_L = 100$ pF 1kHz, $G = 1$ , $V_O = 3.5$ Vrms		4 10 1.5 2 0.0008			* * * *		MHz V/μs μs μs %
OUTPUT Voltage Output, Positive Negative Short-Circuit Current			(V+) - 2.5 (V-) + 2.5 ±25		*	* *		V V mA
POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier)	I <sub>O</sub> = 0	±4.5	±15 ±1.5	±18 ±1.75	*	*	* ±2	V V mA
TEMPERATURE RANGE Operating Range Storage Thermal Resistance, $\theta_{\rm JA}$		–55 –55		+125 +125	-55 *		+125 *	°C °C
DIP-8 SO-8 DIP-14 SO-14, SOL-16			100 150 80 110			* * *		°C/W °C/W °C/W


<sup>\*</sup> Specifications same as OPA131UA.


NOTES: (1) Ensured by wafer test. (2) High-speed test at  $T_J$  = 25°C.





## TYPICAL CHARACTERISTICS


At  $T_A = +25$ °C,  $V_S = \pm 15$ V, and  $R_L = 2k\Omega$ , unless otherwise noted.


















# **TYPICAL CHARACTERISTICS (Cont.)**


At  $T_A$  = +25°C,  $V_S$  = ±15V, and  $R_L$  = 2k $\Omega$ , unless otherwise noted.


















# **TYPICAL CHARACTERISTICS (Cont.)**


At  $T_{CASE}$  = +25°C,  $V_{S}$  = ±15V, and  $R_{L}$  = 2k $\Omega$ , unless otherwise noted.













## **APPLICATIONS INFORMATION**

The OPA131 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with 10nF ceramic capacitors or larger.

The OPA131 series op amps are free from unexpected output phase-reversal common with FET op amps. Many FET-input op amps exhibit phase-reversal of the output when the input common-mode voltage range is exceeded. This can occur in voltage-follower circuits, causing serious problems in control-loop applications. All circuitry is completely independent in dual and quad versions, assuring normal behavior when one amplifier in a package is overdriven or short-circuited.

#### **OFFSET VOLTAGE TRIM**

The OPA131 (single op amp version) provides offset voltage trim connections on pins 1 and 5. Offset voltage can be adjusted by connecting a potentiometer as shown in Figure 1. This adjustment should be used only to null the offset of the op amp, not system offset or offset produced by the signal source.




FIGURE 1. OPA131 Offset Voltage Trim Circuit.

#### **INPUT BIAS CURRENT**

The input bias current is approximately 5pA at room temperature and increases with temperature as shown in the typical characteristic "Input Bias Current vs Temperature."


Input bias current also varies with common-mode voltage and power supply voltage. This variation is dependent on the voltage between the negative power supply and the common-mode input voltage. The effect is shown in the typical curve "Input Bias Current vs Common-Mode Voltage."



#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **8 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

#### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

#### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated