

SBOS347D-NOVEMBER 2005-REVISED MAY 2008

1.8V, 2.9µA, 90kHz, Rail-to-Rail I/O OPERATIONAL AMPLIFIERS

FEATURES

• LOW NOISE: 2.8μV_{PP} (0.1Hz - 10Hz)

UMENTS

microPower: 5.5μA (max)

LOW OFFSET VOLTAGE: 1.5mV (max)

DC PRECISION:
- CMRR: 100dB
- PSRR: 2μV/V
- A_{OL}: 120dB

• WIDE SUPPLY VOLTAGE RANGE: 1.8V to 5.5V

microSize PACKAGES:

SC70-5, SOT23-5, SOT23-8, SO-8, TSSOP-14

APPLICATIONS

- BATTERY-POWERED INSTRUMENTS
- PORTABLE DEVICES
- MEDICAL INSTRUMENTS
- HANDHELD TEST EQUIPMENT

DESCRIPTION

The OPA379 family of micropower, low-voltage operational amplifiers is designed for battery-powered applications. These amplifiers operate on a supply voltage as low as 1.8V (± 0.9 V). High-performance, single-supply operation with rail-to-rail capability ($10\mu V$ max) makes the OPA379 family useful for a wide range of applications.

In addition to *micro*Size packages, the OPA379 family of op amps features impressive bandwidth (90kHz), low bias current (5pA), and low noise (80nV/ $\sqrt{\text{Hz}}$) relative to the very low quiescent current (5.5 μ A max).

The OPA379 (single) is available in SC70-5, SOT23-5, and SO-8 packages. The OPA2379 (dual) comes in SOT23-8 and SO-8 packages. The OPA4379 (quad) is offered in a TSSOP-14 package. All versions are specified from -40°C to +125°C.




Figure 1. OPA2379 in Portable Gas Meter Application

Table 1. OPAx379 RELATED PRODUCTS

FEATURES	PRODUCT
$1\mu A,70kHz,2mV$ $V_{OS},1.8V$ to 5.5V Supply	OPAx349
1μA, 5.5kHz, 390μV V _{OS} , 2.5V to 16V Supply	TLV240x
1μA, 5.5kHz, 0.6mV V _{OS} , 2.5V to 12V Supply	TLV224x
$7\mu\text{A},160\text{kHz},0.5\text{mV}\text{V}_{\text{OS}},2.7\text{V}$ to 16V Supply	TLV27Lx
7μA, 160kHz, 0.5mV V _{OS} , 2.7V to 16V Supply	TLV238x
$20\mu\text{A},350\text{kHz},2\text{mV}\text{V}_{\text{OS}},2.3\text{V}$ to 5.5V Supply	OPAx347
20μA, 500kHz, 550μV V _{OS} , 1.8V to 3.6V Supply	TLV276x
45μA, 1MHz, 1mV V _{OS} , 2.1V to 5.5V Supply	OPAx348

Te

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

			OPA379, OPA2379, OPA4379	UNIT			
Supply Voltage		V _S = (V+) - (V-)	+7	V			
Signal Input T	erminals, Voltage ⁽²⁾		(V-) - 0.5 to (V+) + 0.5	V			
Signal Input T	erminals, Current ⁽²⁾		±10	mA			
Output Short-0	Circuit ⁽³⁾		Continuous				
Operating Ten	nperature	T _A	-40 to +125	°C			
Storage Temp	perature	T _A	-65 to +150	°C			
Junction Temp	perature	T _J	+150	°C			
CCD Dating	Human Body Model	(HBM)	2000	V			
ESD Rating	Charged Device Model	(CDM)	1000	V			

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
	SC70-5	DCK	AYR
OPA379	SOT23-5	DBV	B53
	SO-8	D	OPA379A
OD40070	SOT23-8	DCN	B61
OPA2379	SO-8	D	OPA2379A
OPA4379	TSSOP-14	PW	OPA4379A


⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.



PIN CONFIGURATIONS



- (1) NC denotes no internal connection.
- (2) Pin 1 of the SOT23-8 package is determined by orienting the package marking as shown.



ELECTRICAL CHARACTERISTICS: V_S = +1.8V to +5.5V

Boldface limits apply over the specified temperature range indicated. At $T_A = +25^{\circ}C$, $R_L = 25k\Omega$ connected to $V_S/2$, and $V_{CM} < (V+) - 1V$, unless otherwise noted.

			OPA379			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Initial Offset Voltage	Vos	$V_S = 5V$		0.4	1.5	mV
Over -40°C to +125°C					2	mV
Drift, -40°C to +85°C	dV _{os} /dT			1.5		μ ۷/ °C
Drift, -40°C to +125°C				2.7		μ ۷/ °C
vs Power Supply	PSRR			2	10	$\mu V/V$
Over -40°C to +125°C					20	μ V/V
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	V_{CM}		(V-)	– 0.1 to (V+)	+ 0.1	V
Common-Mode Rejection Ratio (1)	CMRR	$(V-) < V_{CM} < (V+) - 1V$	90	100		dB
Over -40°C to +85°C		$(V-) < V_{CM} < (V+) - 1V$	80			dB
Over -40°C to +125°C		$(V-) < V_{CM} < (V+) - 1V$	62			dB
INPUT BIAS CURRENT						
Input Bias Current	I_{B}	$V_S = 5V$, $V_{CM} \le V_S/2$		±5	±50	pA
Input Offset Current	Ios	$V_S = 5V$		±5	±50	pA
INPUT IMPEDANCE						
Differential				10 ¹³ 3		Ω pF
Common-Mode				10 ¹³ 6		Ω pF
NOISE						
Input Voltage Noise		f = 0.1Hz to 10Hz		2.8		μV_{PP}
Input Voltage Noise Density	e _n	f = 1kHz		80		nV/√ Hz
Input Current Noise Density	in	f = 1kHz		1		fA/√ Hz
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A _{OL}	$V_S = 5V, R_L = 25k\Omega, 100mV < V_O < (V+) - 100mV$	100	120		dB
Over -40°C to +125°C	-	$V_S = 5V$, $R_L = 25k\Omega$, $100mV < V_O < (V+) - 100mV$	80			dB
		$V_S = 5V, R_L = 5k\Omega, 500mV < V_O < (V+) - 500mV$	100	120		dB
Over -40°C to +125°C		$V_S = 5V$, $R_L = 5k\Omega$, $500mV < V_O < (V+) - 500mV$	80			dB
ОИТРИТ		· · · · · · · · · · · · · · · · · · ·				
Voltage Output Swing from Rail		$R_L = 25k\Omega$		5	10	mV
Over –40°C to +125°C		$R_L = 25k\Omega$			15	mV
		$R_L = 5k\Omega$		25	50	mV
Over –40°C to +125°C		$R_L = 5k\Omega$			75	mV
Short-Circuit Current	I _{SC}			±5		mA
Capacitive Load Drive	C _{LOAD}		See Ty	rpical Charac	teristics	
Closed-Loop Output Impedance	R _{OUT}	$G = 1, f = 1kHz, I_O = 0$		10		Ω
Open-Loop Output Impedance	Ro	$f = 100kHz, I_0 = 0$		28		kΩ
FREQUENCY RESPONSE		C _{LOAD} = 30pF				
Gain Bandwidth Product	GBW	1		90		kHz
Slew Rate	SR	G = +1		0.03		V/μs
Overload Recovery Time		V _{IN} × GAIN > V _S		25		μs
Turn-On Time	t _{ON}	0		1		ms

⁽¹⁾ See Typical Characteristic gragh, Common-Mode Rejection Ratio vs Frequency (Figure 3).



ELECTRICAL CHARACTERISTICS: $V_s = +1.8V$ to +5.5V (continued)


Boldface limits apply over the specified temperature range indicated. At $T_A = +25^{\circ}C$, $R_L = 25k\Omega$ connected to $V_S/2$, and $V_{CM} < (V+) - 1V$, unless otherwise noted.


			OPA379,	OPA2379,	OPA4379	
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
Specified/Operating Voltage Range	Vs		1.8		5.5	V
Quiescent Current per Amplifier	ΙQ	$V_S = 5.5V, I_O = 0$		2.9	5.5	μΑ
Over -40°C to +125°C					10	μ Α
TEMPERATURE						
Specified/Operating Range	T _A		-40		+125	°C
Storage Range	TJ		-65		+150	°C
Thermal Resistance	θ_{JA}					
SC70-5				250		°C/W
SOT23-5				200		°C/W
SOT23-8, TSSOP-14, SO-8				150		°C/W





TYPICAL CHARACTERISTICS


At $T_A = +25^{\circ}C$, $V_S = 5V$, and $R_L = 25k\Omega$ connected to $V_S/2$, unless otherwise noted.
















TYPICAL CHARACTERISTICS (continued)

At $T_A = +25$ °C, $V_S = 5$ V, and $R_L = 25$ k Ω connected to $V_S/2$, unless otherwise noted.






Figure 8.






vs TEMPERATURE 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 -50 -25 0 25 50 100 125

Temperature (°C)


Figure 12.

QUIESCENT CURRENT


Population



OFFSET VOLTAGE DRIFT DISTRIBUTION (-40°C to +125°C)




QUIESCENT CURRENT PRODUCTION DISTRIBUTION





TYPICAL CHARACTERISTICS (continued)

At $T_A = +25$ °C, $V_S = 5V$, and $R_L = 25k\Omega$ connected to $V_S/2$, unless otherwise noted.











Figure 15.













APPLICATION INFORMATION

The OPA379 family of operational amplifiers minimizes power consumption without compromising bandwidth or noise. Power-supply rejection ratio (PSRR), common-mode rejection ratio (CMRR), and open-loop gain (A_{OL}) typical values are 100dB or better.

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors will react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. A feedback capacitor may be required to assure stability and limit overshoot or gain peaking.

Good layout practice mandates the use of a $0.1\mu F$ bypass capacitor placed closely across the supply pins.

OPERATING VOLTAGE

OPA379 series op amps are fully specified and tested from +1.8V to +5.5V (±0.9V to ±2.75V). Parameters that will vary with supply voltage are shown in the Typical Characteristics curves.

INPUT COMMON-MODE VOLTAGE RANGE

The input common-mode voltage range of the OPA379 family typically extends 100mV beyond each supply rail. This rail-to-rail input is achieved using a complementary input stage. CMRR is specified from the negative rail to 1V below the positive rail. Between (V+) – 1V and (V+) + 0.1V, the amplifier operates with higher offset voltage because of the transition region of the input stage. See the typical characteristic, Offset Voltage vs Common-Mode Voltage vs Temperature (Figure 8).

PROTECTING INPUTS FROM OVER-VOLTAGE

Normally, input currents are 5pA. However, a large voltage input (greater than 500mV beyond the supply rails) can cause excessive current to flow in or out of the input pins. Therefore, as well as keeping the input voltage below the maximum rating, it is also important to limit the input current to less than 10mA. This limiting is easily accomplished with an input voltage resistor, as shown in Figure 20.




Figure 20. Input Current Protection for Voltages
Exceeding the Supply Voltage

NOISE

Although micropower amplifiers frequently have high wideband noise, the OPA379 series offer excellent noise performance. Resistors should be chosen carefully because the OPA379 has only $2.8\mu V_{PP}$ of 0.1Hz to 10Hz noise, and $80nV/\sqrt{Hz}$ of wideband noise; otherwise, they can become the dominant source of noise.

CAPACITIVE LOAD AND STABILITY

Follower configurations with load capacitance in excess of 30pF can produce extra overshoot (see typical characteristic Small-Signal Overshoot vs Capacitive Load, Figure 17) and ringing in the output signal. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads. In unity-gain configurations, capacitive load drive can be improved by inserting a small (10Ω to 20Ω) resistor, R_S, in series with the output, as shown in Figure 21. This resistor significantly reduces ringing while maintaining direct current (dc) performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a dc error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_S/R_I, and is generally negligible.




Figure 21. Series Resistor in Unity-Gain Buffer Configuration Improves Capacitive Load Drive

In unity-gain inverter configuration, phase margin can be reduced by the reaction between the capacitance at the op amp input and the gain setting resistors. Best performance is achieved by using smaller valued resistors. However, when large valued resistors cannot be avoided, a small (4pF to 6pF) capacitor, C_{FB} , can be inserted in the feedback, as shown in Figure 22. This configuration significantly reduces overshoot by compensating the effect of capacitance, C_{IN} , which includes the amplifier input capacitance (3pf) and printed circuit board (PC) parasitic capacitance.




Figure 22. Improving Stability for Large R_F and R_{IN}

BATTERY MONITORING

The low operating voltage and quiescent current of the OPA379 series make it an excellent choice for battery monitoring applications, as shown in Figure 23. In this circuit, V_{STATUS} is high as long as the battery voltage remains above 2V. A low-power reference is used to set the trip point. Resistor values are selected as follows:

1. R_F Selecting: Select R_F such that the current through R_F is approximately 1000x larger than the maximum bias current over temperature:

$$R_{F} = \frac{V_{REF}}{1000(I_{BMAX})}$$

$$= \frac{1.2V}{1000(100pA)}$$

$$= 12M\Omega \approx 10M\Omega \tag{1}$$

- 2. Choose the hysteresis voltage, V_{HYST}. For battery monitoring applications, 50mV is adequate.
- Calculate R₁ as follows:

$$R_{1} = R_{F} \left(\frac{V_{HYST}}{V_{BATT}} \right) = 10M\Omega \left(\frac{50mW}{2.4V} \right) = 210k\Omega$$
 (2)

- 4. Select a threshold voltage for V_{IN} rising $(V_{THRS}) = 2.0V$
- 5. Calculate R₂ as follows:

$$R_{2} = \frac{1}{\left[\left(\frac{V_{THRS}}{V_{REF} \times R_{1}}\right) - \frac{1}{R_{1}} - \frac{1}{R_{F}}\right]}$$

$$= \frac{1}{\left[\left(\frac{2V}{1.2V \times 210k\Omega}\right) - \frac{1}{210k\Omega} - \frac{1}{10M\Omega}\right]}$$

$$= 325k\Omega \tag{3}$$

6. Calculate R_{BIAS} : The minimum supply voltage for this circuit is 1.8V. The REF1112 has a current requirement of 1.2 μ A (max). Providing 2 μ A of supply current assures proper operation. Therefore:

$$R_{BIAS} = \frac{(V_{BATTMIN} - V_{REF})}{I_{BIAS}} = \frac{(1.8V - 1.2V)}{2\mu A} = 0.3M\Omega$$
 (4)




Figure 23. Battery Monitor



WINDOW COMPARATOR


Figure 24 shows the OPA2379 used as a window comparator. The threshold limits are set by V_H and V_L , with $V_H > V_L$. When $V_{IN} < V_H$, the output of A1 is low. When $V_{IN} > V_L$, the output of A2 is low. Therefore, both op amp outputs are at 0V as long as V_{IN} is between V_H and V_L . This architecture results in no current flowing through either diode, Q1 in cutoff, with the base voltage at 0V, and V_{OUT} forced high.

If V_{IN} falls below V_L , the output of A2 is high, current flows through D2, and V_{OUT} is low. Likewise, if V_{IN} rises above V_H , the output of A1 is high, current flows through D1, and V_{OUT} is low.

The window comparator threshold voltages are set as follows:

$$V_{H} = \frac{R_{2}}{R_{1} + R_{2}} \times V_{S}$$
 (5)

$$V_{L} = \frac{R_4}{R_3 + R_4} \times V_{S} \tag{6}$$



- (1) R_{IN} protects A1 and A2 from possible excess current flow.
- (2) IN4446 or equivalent diodes.
- (3) 2N2222 or equivalent NPN transistor.

Figure 24. OPA2379 as a Window Comparator

ADDITIONAL APPLICATION EXAMPLES

Figure 25 through Figure 29 illustrate additional application examples.




Figure 25. Unipolar Signal Chain Configuration






Figure 26. Single Op Amp Bridge Amplifier



NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.

Figure 27. Low-Side Current Monitor





- (1) Zener rated for op amp supply capability (that is, 5.1V for OPA379).
- (2) Current-limiting resistor.
- (3) Choose zener biasing resistor or dual NMOSMETs (FDG6301N, NTJD4001N, or Si1034).

Figure 28. High-Side Current Monitor




Figure 29. Two Op Amp Instrumentation Amplifier





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
OPA2379AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2379A	Samples
OPA2379AIDCNR	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BPK	Samples
OPA2379AIDCNRG4	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BPK	Samples
OPA2379AIDCNT	ACTIVE	SOT-23	DCN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BPK	Samples
OPA2379AIDCNTG4	ACTIVE	SOT-23	DCN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BPK	Samples
OPA2379AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2379A	Samples
OPA2379AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2379A	Samples
OPA2379AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2379A	Samples
OPA379AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 379A	Samples
OPA379AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B53	Samples
OPA379AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B53	Samples
OPA379AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B53	Samples
OPA379AIDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B53	Samples
OPA379AIDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B54	Samples
OPA379AIDCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B54	Samples
OPA379AIDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B54	Samples
OPA379AIDCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B54	Samples



PACKAGE OPTION ADDENDUM

11-Apr-2013

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
OPA379AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 379A	Samples
OPA379AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 379A	Samples
OPA379AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 379A	Samples
OPA4379AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4379A	Samples
OPA4379AIPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4379A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



PACKAGE OPTION ADDENDUM

11-Apr-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2379AIDCNR	SOT-23	DCN	8	3000	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA2379AIDCNT	SOT-23	DCN	8	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2379AIDCNT	SOT-23	DCN	8	250	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA2379AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA379AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA379AIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA379AIDCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA379AIDCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA379AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4379AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

all difficusions are nominal	1	1			T		
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2379AIDCNR	SOT-23	DCN	8	3000	210.0	185.0	35.0
OPA2379AIDCNT	SOT-23	DCN	8	250	195.0	200.0	45.0
OPA2379AIDCNT	SOT-23	DCN	8	250	210.0	185.0	35.0
OPA2379AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA379AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA379AIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA379AIDCKR	SC70	DCK	5	3000	195.0	200.0	45.0
OPA379AIDCKT	SC70	DCK	5	250	195.0	200.0	45.0
OPA379AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA4379AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>