

OPA734, OPA2734 **OPA735, OPA2735**

SBOS282B - DECEMBER 2003 - REVISED FEBRUARY 2005

0.05μV/°C max, SINGLE-SUPPLY CMOS **OPERATIONAL AMPLIFIERS** Zerø-Drift Series

FEATURES

- LOW OFFSET VOLTAGE: 5µV (max)
- ZERO DRIFT: 0.05μV/°C max
- QUIESCENT CURRENT: 750μA (max)
- SINGLE-SUPPLY OPERATION
- LOW BIAS CURRENT: 200pA (max)
- **SHUTDOWN**
- MicroSIZE PACKAGES
- WIDE SUPPLY RANGE: 2.7V to 12V

APPLICATIONS


- TRANSDUCER APPLICATIONS
- TEMPERATURE MEASUREMENTS
- **ELECTRONIC SCALES**
- MEDICAL INSTRUMENTATION
- **BATTERY-POWERED INSTRUMENTS**
- HANDHELD TEST EQUIPMENT

DESCRIPTION

The OPA734 and OPA735 series of CMOS operational amplifiers use auto-zeroing techniques to simultaneously provide low offset voltage (5µV max) and near-zero drift over time and temperature. These miniature, high-precision, low quiescent current amplifiers offer high input impedance and rail-to-rail output swing within 50mV of the rails. Either single or bipolar supplies can be used in the range of +2.7V to +12V (± 1.35 V to ± 6 V). They are optimized for low-voltage, single-supply operation.

The OPA734 family includes a shutdown mode. Under logic control, the amplifiers can be switched from normal operation to a standby current that is 9µA (max) and the output placed in a high-impedance state.

The single version is available in the MicroSIZE SOT23-5 (SOT23-6 for shutdown version) and the SO-8 packages. The dual version is available in the MSOP-8 and SO-8 packages (MSOP-10 only for the shutdown version). All versions are specified for operation from -40°C to +85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage
Signal Input Terminals, Voltage ⁽²⁾ $(V-)$ – 0.5V to $(V+)$ + 0.5V
Current ⁽²⁾ ±10mA
Output Short Circuit ⁽³⁾ Continuous
Operating Temperature
Storage Temperature
Junction Temperature
Lead Temperature (soldering, 10s) +300°C
ESD Rating (Human Body Model), OPA734 1000V
ESD Rating (Human Body Model), OPA735, OPA2734, OPA2735 2000V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.
- (3) Short-circuit to ground, one amplifier per package.

180

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
Shutdown Version						
OPA734	SOT23-6	DBV	-40°C to +85°C	NSB	OPA734AIDBVT	Tape and Reel, 250
"	"	"	"	"	OPA734AIDBVR	Tape and Reel, 3000
OPA734	SO-8	D	-40°C to +85°C	OPA734A	OPA734AID	Rails, 100
"	"	"	"	"	OPA734AIDR	Tape and Reel, 2500
OPA2734	MSOP-10	DGS	-40°C to +85°C	BGO	OPA2734AIDGST	Tape and Reel, 250
"	"	"	"	"	OPA2734AIDGSR	Tape and Reel, 2500
Non-Shutdown Version						
OPA735	SOT23-5	DBV	-40°C to +85°C	NSC	OPA735AIDBVT	Tape and Reel, 250
"	"	"	"	"	OPA735AIDBVR	Tape and Reel, 3000
OPA735	SO-8	D	-40°C to +85°C	OPA735A	OPA735AID	Rails, 100
"	"	"	"	"	OPA735AIDR	Tape and Reel, 2500
OPA2735	SO-8	D	-40°C to +85°C	OPA2735A	OPA2735AID	Rails, 100
"	"	"	"	"	OPA2735AIDR	Tape and Reel, 2500
OPA2735	MSOP-8	DGK	-40°C to +85°C	BGN	OPA2735AIDGKT	Tape and Reel, 250
"	"	"	"	"	OPA2735AIDGKR	Tape and Reel, 2500

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



ELECTRICAL CHARACTERISTICS: $V_S = \pm 5V$ ($V_S = +10V$)
Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +85°C.

At $T_A = +25$ °C, $R_L = 10$ k Ω connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.


			OPA734, OPA2734, OPA735, OPA2735			
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	Vos			1	5	μV
vs Temperature	dV _{OS} /dT			0.01	0.05	μ V/ °C
vs Power Supply	PSRR	$V_S = 2.7V \text{ to } 12V, V_{CM} = 0V$		0.2	1.8	μ V/V
Long-Term Stability		-		Note (1)		
Channel Separation, dc				0.1		μV/V
INPUT BIAS CURRENT						
Input Bias Current	lΒ	$V_{CM} = V_S/2$		±100	±200	pА
over Temperature			See T	ypical Characte	ristics	рA
Input Offset Current	los	$V_{CM} = V_{S}/2$		±200	±300	pА
NOISE						
Input Voltage Noise, f = 0.01Hz to 1Hz	en			0.8		μV_{PP}
Input Voltage Noise, f = 0.1Hz to 10Hz	e _n			2.5		μV_{PP}
Input Voltage Noise Density, f = 1kHz	en			135		nV/√Hz
Input Current Noise Density, f = 1kHz	in			40		fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	VCM		(V-) - 0.1		(V+) – 1.5	V
Common-Mode Rejection Ratio	CMRR	$(V-) - 0.1V < V_{CM} < (V+) - 1.5V$	115	130		dB
INPUT CAPACITANCE						
Differential				2		pF
Common-Mode				10		pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A _{OL}	$(V-) + 100mV < V_O < (V+) - 100mV$	115	130		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW			1.6		MHz
Slew Rate	SR	G = +1		1.5		V/µs
OUTPUT						
Voltage Output Swing from Rail		$R_L = 10k\Omega$		20	50	mV
Short-Circuit Current	ISC			±20		mA
Open-Loop Output Impedance		$f = 1MHz$, $I_O = 0$		125		Ω
Capacitive Load Drive	C _{LOAD}		See 7	Typical Characte	ristics	
ENABLE/SHUTDOWN						
tOFF.				1.5		μs
$t_{ON}^{(2)}$	ļ			150		μs
V _L (amplifier is shutdown)			V-		(V-) + 0.8	V
V _H (amplifier is active)			(V-) + 2		V+	V
IQSD (per amplifier)	ļ		ļ	4	9	μA
Input Bias Current of Enable Pin				3		μΑ
POWER SUPPLY						
Operating Voltage Range	٧s			2.7 to 12 (±1.35 to ±6)		V
Quiescent Current (per amplifier)	IQ	I _O = 0		0.6	0.75	mA
TEMPERATURE RANGE						
Specified Range			-40		+85	°C
Operating Range			-40		+150	°C
Storage Range			-65		+150	°C
Thermal Resistance	θ JA					°C/W
SOT23-5, SOT23-6				200		°C/W
MSOP-8, MSOP-10, SO-8				150		°C/W

^{(1) 300-}hour life test at 150°C demonstrated randomly distributed variation in the range of measurement limits—approximately 1µV.

⁽²⁾ Device requires one complete auto-zero cycle to return to VOS accuracy.




PIN CONFIGURATIONS







TYPICAL CHARACTERISTICS


At $T_A = +25$ °C, $V_S = \pm 5V$ (same as +10V).









OUTPUT VOLTAGE DRIFT PRODUCTION DISTRIBUTION













TYPICAL CHARACTERISTICS (continued)


At $T_A = +25$ °C, $V_S = \pm 5V$ (same as +10V).




















TYPICAL CHARACTERISTICS (continued)


At $T_A = +25^{\circ}C$, $V_S = \pm 5V$ (same as +10V).













APPLICATIONS INFORMATION

The OPA734 and OPA735 series of op amps are unity-gain stable and free from unexpected output phase reversal. They use auto-zeroing techniques to provide low offset voltage and demonstrate very low drift over time and temperature.

Good layout practice mandates the use of a $0.1\mu F$ capacitor placed closely across the supply pins.

For lowest offset voltage and precision performance, circuit layout and mechanical conditions should be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring that they are equal on both input terminals:

- Use low thermoelectric-coefficient connections (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- 3. Shield op amp and input circuitry from air currents such as cooling fans.

Following these guidelines will reduce the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of $0.1\mu V/^{\circ}C$ or higher, depending on the materials used.

OPERATING VOLTAGE

The OPA734 and OPA735 op amp family operates with a power-supply range of +2.7V to +12V ($\pm 1.35V$ to $\pm 6V$). Supply voltages higher than +13.2V (absolute maximum) can permanently damage the amplifier. Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

OPA734 ENABLE FUNCTION

The enable/shutdown digital input is referenced to the V–supply voltage of the op amp. A logic HIGH enables the op amp. A valid logic HIGH is defined as > (V-) + 2V. The valid logic HIGH signal can be up to the positive supply, independent of the negative power supply voltage. A valid logic LOW is defined as < 0.8V above the V– supply pin. If dual or split power supplies are used, be sure that logic input signals are properly referred to the negative supply voltage. The Enable pin is connected to internal pull-up circuitry and will enable the device if this pin is left open circuit.

The logic input is a CMOS input. Separate logic inputs are provided for each op amp on the dual version. For battery-operated applications, this feature can be used to greatly reduce the average current and extend battery life.

The enable time is $150\mu s$, which includes one full auto-zero cycle required by the amplifier to return to V_{OS} accuracy. Prior to returning to full accuracy, the amplifier may function properly, but with unspecified offset voltage.

Disable time is 1.5µs. When disabled, the output assumes a high-impedance state. The disable state allows the OPA734 to be operated as a gated amplifier, or to have the output multiplexed onto a common analog output bus.

INPUT VOLTAGE

The input common-mode range extends from (V-) - 0.1V to (V+) - 1.5V. For normal operation, the inputs must be limited to this range. The common-mode rejection ratio is only valid within the specified input common-mode range. A lower supply voltage results in lower input common-mode range; therefore, attention to these values must be given when selecting the input bias voltage. For example, when operating on a single 3V power supply, common-mode range is from 0.1V below ground to half the power-supply voltage.

Normally, input bias current is approximately 100pA; however, input voltages exceeding the power supplies can cause excessive current to flow in or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10mA. This is easily accomplished with an input resistor, as shown in Figure 1.




Figure 1. Input Current Protection

INTERNAL OFFSET CORRECTION

The OPA734 and OPA735 series of op amps use an auto-zero topology with a time-continuous 1.6MHz op amp in the signal path. This amplifier is zero-corrected every $100\mu s$ using a proprietary technique. Upon power-up, the amplifier requires one full auto-zero cycle of approximately $100\mu s$ in addition to the start-up time for the bias circuitry to achieve specified V_{OS} accuracy. Prior to this time, the amplifier may function properly but with unspecified offset voltage.



Low-gain (< 20) operation demands that the auto-zero circuitry correct for common-mode rejection errors of the main amplifier. Because these errors can be larger than 0.1% of a full-scale input step change, one calibration cycle ($100\mu s$) can be required to achieve full accuracy.

The term *clock feedthrough* describes the presence of the clock frequency in the output spectrum. In auto-zeroed op amps, clock feedthrough may result from the settling of the internal sampling capacitor, or from the small amount of charge injection that occurs during the sample-and-hold of the op amp offset voltage. Feedthrough can be minimized by keeping the source impedance relatively low (< $1k\Omega$) and matching the source impedance on both input terminals. If the source resistance is high (> $1k\Omega$) feedthrough can generally be reduced with a capacitor of 1nF or greater in parallel with the source or feedback resistors. See the circuit application examples.

LAYOUT GUIDELINES

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a $0.1\mu F$ capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic-interference (EMI) susceptibility.




Figure 2. Single Op Amp Bridge Amplifier Circuit




Figure 3. Differential Output Bridge Amplifier






Figure 4. Driving ADC




Figure 5. Thermopile Non-Contact Surface Temperature Measurement






Figure 6. Twin-T Notch Filter




Figure 7. High DC Accuracy, 3-Pole Low-Pass Filter




Figure 8. Precision Full-Wave Rectifier with Full Dynamic Range






Figure 9. High-Precision 2-Input MUX for Programmable Gain




Figure 10. Low-Side Power-Supply Current Sensing



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
OPA2734AIDGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2734AIDGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2734AIDGST	ACTIVE	MSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2734AIDGSTG4	ACTIVE	MSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AID	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AIDG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AIDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AIDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AIDGKT	ACTIVE	MSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AIDGKTG4	ACTIVE	MSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA2735AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AID	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AIDBVR	ACTIVE	SOT-23	DBV	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AIDBVRG4	ACTIVE	SOT-23	DBV	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AIDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AIDBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AIDG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA734AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA735AID	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA735AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
OPA735AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
OPA735AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
OPA735AIDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

8-Feb-2007

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
OPA735AIDG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA735AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA735AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265