SCAS517C - JUNE 1995 - REVISED OCTOBER 2002


- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V

SN54ACT244 . . . J OR W PACKAGE SN74ACT244 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)

1 <u>OE</u> [	$\int_{1}$	U	20	v <sub>cc</sub>
1A1 [	2		19	20E
2Y4 [	3		18	] 1Y1
1A2 [	4		17	2A4
2Y3 [	5		16	] 1Y2
1A3 [	6		15	2A3
2Y2 [	7		14	] 1Y3
1A4 [	8		13	2A2
2Y1 [	9		12	] 1Y4
GND [	10		11	2A1

- Max t<sub>pd</sub> of 9.5 ns at 5 V
- Inputs Are TTL Compatible

SN54ACT244 . . . FK PACKAGE (TOP VIEW)



### description/ordering information

These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'ACT244 devices are organized as two 4-bit buffers/drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **ORDERING INFORMATION**

TA	PACKAGI	ʆ	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74ACT244N	SN74ACT244N	
–40°C to 85°C	SOIC - DW	Tube	SN74ACT244DW	ACT244	
	30IC - DW	Tape and reel	SN74ACT244DWR	AC1244	
	SOP - NS	Tape and reel	SN74ACT244NSR	ACT244	
	SSOP – DB	Tape and reel	SN74ACT244DBR	AD244	
	TSSOP – PW	Tape and reel	SN74ACT244PWR	AD244	
	CDIP – J	Tube	SNJ54ACT244J	SNJ54ACT244J	
–55°C to 125°C	CFP – W	Tube	SNJ54ACT244W	SNJ54ACT244W	
	LCCC – FK	Tube	SNJ54ACT24FK	SNJ54ACT244FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## FUNCTION TABLE (each buffer)

INPU	JTS	OUTPUT				
OE	Α	Y				
L	Н	Н				
L	L	L				
Н	Χ	Z				

## logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)		$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ).		
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CO}$	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	·····	±50 mA
Continuous current through V <sub>CC</sub> or GND		±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 3)

		SN54A	CT244	SN74ACT244		UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
٧ <sub>I</sub>	Input voltage	0	VCC	0	VCC	V
٧o	Output voltage	0	Vcc	0	VCC	V
ІОН	High-level output current		-24		-24	mA
l <sub>OL</sub>	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate		8		8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEGT CONDITIONS		T	A = 25°C	;	SN54A	CT244	SN74A	CT244	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Jan = 50 u A	4.5 V	4.4	4.49		4.4		4.4		
	$I_{OH} = -50 \mu\text{A}$	5.5 V	5.4	5.49		5.4		5.4		
Vou		4.5 V	3.86			3.7		3.76		V
VOH	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7		4.76		V
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	10 50.04	4.5 V		0.001	0.1		0.1		0.1	
	$I_{OL} = 50 \mu\text{A}$	5.5 V		0.001	0.1		0.1		0.1	V
\/a.	la. 24 mA	4.5 V			0.36		0.5		0.44	
VOL	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	V
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.6			1.6		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		2.5						pF
Co	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		8						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.



<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			SN54ACT244		SN74ACT244		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	<b>&gt;</b>	2	6.5	9	1	10	1.5	10	ns
<sup>t</sup> PHL	A	T	2	7	9	1	10	1.5	10	115
<sup>t</sup> PZH	ŌĒ	<b>&gt;</b>	1.5	7	8.5	1	9.5	1	9.5	— ns I
<sup>t</sup> PZL	OE	ī	2	7	9.5	1	11	1.5	10.5	
t <sub>PHZ</sub>	ŌĒ	<b>&gt;</b>	2	8	9.5	1	11	1.5	10.5	
<sup>t</sup> PLZ	OE	ī	2.5	7.5	10	1	11.5	2	10.5	ns

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per buffer/driver	$C_L = 50 pF$ ,	f = 1 MHz	45	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





## **PACKAGING INFORMATION**

S962-8776001MRA	Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
S962-8776001MSA	5962-8776001M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
S962-8776001SRA	5962-8776001MRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
S962-8776001SSA	5962-8776001MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN74ACT244DBLE   OBSOLETE   SSOP   DB   20	5962-8776001SRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74ACT244DBRE	5962-8776001SSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN74ACT244DBRE4	SN74ACT244DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ACT244DBRG4	SN74ACT244DBR	ACTIVE	SSOP	DB	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244DW	SN74ACT244DBRE4	ACTIVE	SSOP	DB	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244DWE4	SN74ACT244DBRG4	ACTIVE	SSOP	DB	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244DWG4	SN74ACT244DW	ACTIVE	SOIC	DW	20	25		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244DWR	SN74ACT244DWE4	ACTIVE	SOIC	DW	20	25	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244DWRE4	SN74ACT244DWG4	ACTIVE	SOIC	DW	20	25	`	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244PWG4	SN74ACT244DWR	ACTIVE	SOIC	DW	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244N	SN74ACT244DWRE4	ACTIVE	SOIC	DW	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244NE4	SN74ACT244DWRG4	ACTIVE	SOIC	DW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244NSRG	SN74ACT244N	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74ACT244PWG4	SN74ACT244NE4	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74ACT244PWE4	SN74ACT244NSR	ACTIVE	SO	NS	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244PWE4	SN74ACT244NSRG4	ACTIVE	SO	NS	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244PWG4	SN74ACT244PW	ACTIVE	TSSOP	PW	20	70	`	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244PWLE	SN74ACT244PWE4	ACTIVE	TSSOP	PW	20	70	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244PWR ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)  SN74ACT244PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)  SN74ACT244PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)  SNJ54ACT244FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type  SNJ54ACT244J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type	SN74ACT244PWG4	ACTIVE	TSSOP	PW	20	70		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244PWRE4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & no Sb/Br)         CU NIPDAU         Level-1-260C-UNLIM no Sb/Br)           SN74ACT244PWRG4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & CU NIPDAU no Sb/Br)         Level-1-260C-UNLIM no Sb/Br)           SNJ54ACT244FK         ACTIVE         LCCC         FK         20         1         TBD         POST-PLATE         N / A for Pkg Type           SNJ54ACT244J         ACTIVE         CDIP         J         20         1         TBD         A42 SNPB         N / A for Pkg Type	SN74ACT244PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74ACT244PWRG4         ACTIVE         TSSOP         PW         20         2000         Green (RoHS & CU NIPDAU no Sb/Br)         Level-1-260C-UNLIM Level-1-260C-UNLIM no Sb/Br)           SNJ54ACT244FK         ACTIVE         LCCC         FK         20         1         TBD         POST-PLATE         N / A for Pkg Type           SNJ54ACT244J         ACTIVE         CDIP         J         20         1         TBD         A42 SNPB         N / A for Pkg Type	SN74ACT244PWR	ACTIVE	TSSOP	PW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ACT244PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)  SNJ54ACT244FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type  SNJ54ACT244J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type	SN74ACT244PWRE4	ACTIVE	TSSOP	PW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SNJ54ACT244FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type SNJ54ACT244J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type	SN74ACT244PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ACT244J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type	SNJ54ACT244FK	ACTIVE	LCCC	FK	20	1		POST-PLATE	N / A for Pkg Type
				J	20	1	TBD	A42 SNPB	
Shooth CIZTER ACTIVE OIT IV 20 I TOO CALL IN A TOLERY TYPE	SNJ54ACT244W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type



#### PACKAGE OPTION ADDENDUM

18-Sep-2008

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ACT244, SN54ACT244-SP, SN74ACT244:

• Automotive: SN74ACT244-Q1

Enhanced Product: SN74ACT244-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications




### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74ACT244NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74ACT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT244DBR	SSOP	DB	20	2000	346.0	346.0	33.0
SN74ACT244DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74ACT244NSR	SO	NS	20	2000	346.0	346.0	41.0
SN74ACT244PWR	TSSOP	PW	20	2000	346.0	346.0	33.0

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



## DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated