CHEAN COTAN CHEANCOTA

SDAS167C - APRIL 1982 - REVISED NOVEMBER 1999

- D-Type Flip-Flops in a Single Package With 3-State Bus Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

SN94ALS374A, SN94AS374 J PACKAGE								
SN74ALS374A, SN74AS374	. DW OR N PACKAGE							
(TOP VIEW	/)							

ŌĒ		Ο	20	v _{cc}
1Q			19] 8Q
1D	[3		18] 8D
2D	4		17]7D
2Q			16]7Q
3Q	6		15] 6Q
3D	[7		14] 6D
4D	8]]		13] 5D
4Q	9		12] 5Q
GND		C	11] сгк

SN54ALS374A, SN54AS374...FK PACKAGE (TOP VIEW)

	10 0 <u>6</u> 80 ⁰ 0	
2D	3 2 1 20 19] 4	8D
2Q	5 17	7D
3Q	6 16	7Q
2D 2Q 3Q 3D 4D	7 15	6Q
4D	8 14	6D
	3ND 50 50	•

OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS374A and SN54AS374 are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS374A and SN74AS374 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)									
	OUTPUT								
OE	CLK	D	Q						
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	H or L	Х	Q ₀						
н	Х	Х	Z						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS167C – APRIL 1982 – REVISED NOVEMBER 1999

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V ₁	–0.5 V to 7 V
Voltage applied to a disabled 3-state output	–0.5 V to 5.5 V
Package thermal impedance, θ _{JA} (see Note 1): DW package	58°C/W
N package	69°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

		SN54ALS374A		'4A	SN7	'4A	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
Т _А	Operating free-air temperature	-55		125	0		70	°C



SDAS167C - APRIL 1982 - REVISED NOVEMBER 1999

DADAMETED	TEST CONDITIONS		SN5	4ALS374	4A	SN7			
PARAMETER	IESI CC	INDITIONS	MIN V _{CC} -2 2.4	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.5			-1.5	V
	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2			V _{CC} -2			
VOH	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.4	3.3					V
	VCC = 4.5 V	I _{OH} = -2.6 mA				2.4	3.2		
Mar		I _{OL} = 12 mA		0.25	0.4		0.25	0.4 V	
VOL	V_{OL} $V_{CC} = 4.5 V$	I _{OL} = 24 mA					0.35	0.5	V
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-20			-20	μΑ
lj	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
Ιн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA
10‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
		Outputs high		11	20		11	19	
ICC	V _{CC} = 5.5 V	Outputs low		19	28		19	28	mA
		Outputs disabled		20	31		20	31	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			SN54AL	S374A	SN74AL	S374A	UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			30		35	MHz
tw	Pulse duration	CLK high or low	16.5		14		ns
t _{su}	Setup time	Data before CLK↑	10		10		ns
th	Hold time	Data after CLK↑	4		0		ns

switching characteristics over recommended operating conditions (unless otherwise noted (see Figure 3)

PARAMETER	FROM	то	SN54AL	S374A	SN74AL	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
fmax			30		35		MHz
^t PLH	CLK	0	3	14	3	12	ns
^t PHL		Q	5	17	5	16	115
^t PZH	OE	0	3	18	3	17	ns
^t PZL	ÛE	Q	5	21	5	18	115
^t PHZ	ŌĒ	Q	1	11	1	10	
^t PLZ	UE		2	19	2	18	ns



SDAS167C – APRIL 1982 – REVISED NOVEMBER 1999

recommended operating conditions

		SN54AS374 SN74AS374			'4	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-12			-15	mA
IOL	Low-level output current			32			48	mA
ТА	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST OF	NDITIONS	SN	154AS374	4	SN	74AS374	ļ.	UNIT
PARAMETER	TEST CC	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = -18 mA			-1.2			-1.2	V
	V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V _{CC} -2			
VOH		I _{OH} = -12 mA	2.4	3.2					V
	V _{CC} = 4.5 V	I _{OH} = -15 mA				2.4	3.3		
Va		I _{OL} = 32 mA		0.29	0.5				V
V _{OL}	$V_{CC} = 4.5 V$	I _{OL} = 48 mA					0.34	0.5	v
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μΑ
I _{OZL}	V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-50			-50	μΑ
lj	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
IIH	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
OE, CLK					-0.5			-0.5	
I _{IL} Data	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-3			-2	mA
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
		Outputs high		77	120		77	120	
ICC	V _{CC} = 5.5 V	Outputs low		84	128		84	128	mA
		Outputs disabled		84	128		84	128	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			SN54A	S374	SN74A	S374	UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	-		100*		125	MHz
	Pulse duration	CLK high	5.5*		4		
tw	Pulse duration	CLK low	3*		3		ns
t _{su}	Setup time	Data before CLK [↑]	3*		2		ns
th	Hold time	Data after CLK1	3*		2		ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SDAS167C - APRIL 1982 - REVISED NOVEMBER 1999

switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	SN54AS374		SN74AS374		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f _{max}			100*		125		MHz
^t PLH	CLK		3	11	3	8	ns
^t PHL	ULK	Q	4	11.5	4	9	
^t PZH	OE		2	7	2	6	
^t PZL	ÛE	Q	3	11	3	10	ns
^t PHZ	OE	0	2	10	2	6	ns
^t PLZ		Q	2	7	2	6	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SDAS167C - APRIL 1982 - REVISED NOVEMBER 1999

APPLICATION INFORMATION





Figure 1. Expandable 4-Word by 8-Bit General File Register



SDAS167C - APRIL 1982 - REVISED NOVEMBER 1999




APPLICATION INFORMATION



SDAS167C - APRIL 1982 - REVISED NOVEMBER 1999


PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.

- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.





TEXAS INSTRUMENTS www.ti.com

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9756201Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9756201QRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9756201QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
83020022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
8302002RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
8302002SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
JM38510/37204B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/37204BRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54ALS374AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54AS374J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74ALS374ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ALS374ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374AN	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS374AN3	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI
SN74ALS374ANE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS374ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS374ANSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS374DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS374DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS374DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS374N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS374N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74AS374NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type



Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74AS374NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS374NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ALS374AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ALS374AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54ALS374AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54AS374FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54AS374J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54AS374W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within Mil-Std 1835 GDFP2-F20



MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated