











SN74AVC16T245

SCES551D - FEBRUARY 2004-REVISED APRIL 2015

SN74AVC16T245 16-Bit Dual-Supply Bus Transceiver With Configurable Level-Shifting / Voltage Translation and Tri-State Outputs

Features

- Control Inputs V_{IH}/V_{II} Levels Are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
- I_{off} Supports Partial-Power-Down Mode Operation
- I/Os Are 4.6 V Tolerant
- Maximum Data Rates
 - 380 Mbps (1.8 V to 3.3 V Level-Shifting)
 - 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
 - 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
 - 150 Mbps (Level-Shifting to 1.5 V)
 - 100 Mbps (Level-Shifting to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 8000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

3 Description

This 16-bit noninverting bus transceiver uses two configurable power-supply rails. SN74AVC16T245 device is optimized to operate with V_{CCA}/V_{CCB} set at 1.4 V to 3.6 V. The device is operational with V_{CCA}/V_{CCB} as low as 1.2 V. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track $V_{\text{CCB}}.\ V_{\text{CCB}}$ accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

SN74AVC16T245 device is designed for The asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses effectively are isolated.


The SN74AVC16T245 control pins (1DIR, 2DIR, $1\overline{OE}$, and $2\overline{OE}$) are supplied by V_{CCA} .


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (48)	12.50 mm × 6.10 mm
SN74AVC16T245	TVSOP (48)	9.70 mm × 4.40 mm
011747770101240	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)





To Seven Other Channels



Table of Contents

1	Features 1	8	Parameter Measurement Information	12
2	Applications 1	9	Detailed Description	13
3	Description 1		9.1 Overview	
4	Revision History2		9.2 Functional Block Diagram	13
5	Description (continued)3		9.3 Feature Description	13
6	Pin Configuration and Functions 4		9.4 Device Functional Modes	14
7	Specifications5	10	Application and Implementation	15
•	7.1 Absolute Maximum Ratings		10.1 Application Information	15
	7.2 ESD Ratings		10.2 Typical Application	16
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	18
	7.4 Thermal Information	12	Layout	18
	7.5 Electrical Characteristics		12.1 Layout Guidelines	18
	7.6 Switching Characteristics: V _{CCA} = 1.2 V8		12.2 Layout Example	19
	7.7 Switching Characteristics: V _{CCA} = 1.5 V ±0.1 V 8	13	Device and Documentation Support	20
	7.8 Switching Characteristics: V _{CCA} = 1.8 V ±0.15 V 8		13.1 Documentation Support	
	7.9 Switching Characteristics: V _{CCA} = 2.5 V ±0.2 V 9		13.2 Trademarks	20
	7.10 Switching Characteristics: V _{CCA} = 3.3 V ±0.3 V 9		13.3 Electrostatic Discharge Caution	<mark>2</mark> (
	7.11 Operating Characteristics9		13.4 Glossary	20
	7.12 Typical Characteristics	14	Mechanical, Packaging, and Orderable Information	20

4 Revision History

Changes from Revision C (August 2005) to Revision D

Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Description (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are in the high-impedance state.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CCA} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Copyright © 2004–2015, Texas Instruments Incorporated




6 Pin Configuration and Functions

GQL or ZQL Package 56-Pin BGA MICROSTAR JUNIOR Top View



DGG or DGV Package 48-Pin TSSOP or TVSOP Top View



Pin Functions

	PIN			
NAME	TSSOP, TVSOP	BGA MICROSTAR	I/O	DESCRIPTION
1DIR, 2DIR	1, 24	A1, K1	1	Direction-control signal
1B1 to 1B8	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	I/O	Input/Output. Referenced to V _{CCB}
2B1 to 2B8	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, J1, J2	I/O	Input/Output. Referenced to V _{CCB}
GND	4, 10, 15, 21, 45, 39, 34, 28	B3, D3, G3, J3, J4, G4, D4, B4	_	Ground
V_{CCB}	7, 18	C3, H3	_	B-port supply voltage. 1.2 V ≤ V _{CCB} ≤ 3.6 V
1 0 E, 2 0 E	48, 25	A6, K6		Tri-State output-mode enables. Pull $\overline{\rm OE}$ high to place all outputs in Tri-State mode. Referenced to V _{CCA}
1A1 to 1A8	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	I/O	Input/Output. Referenced to V _{CCA}
2A1 to 2A8	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	I/O	Input/Output. Referenced to V _{CCA}
V _{CCA}	42, 31	C4, H4		A-port supply voltage. 1.2 V ≤ V _{CCB} ≤ 3.6 V
N.C.	_	A2, A3, A4, A5, K2	_	No internal connection

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CCA}	Supply voltage		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
V_{I}	Input voltage (2)	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
\/	Voltage range applied to any output in the high-impedance or power-	A port	-0.5	4.6	V
Vo	off state ⁽²⁾	B port	-0.5	4.6	V
\/	Valtage range applied to any output in the high ar law state (2)(3)	A port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		- 50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CCA} , V _{CCB} , and GND			±100	mA
		DGG package		70	
$R_{\theta JA}$	Package thermal impedance (4)	DGV package	ige		°C/W
		GQL/ZQL package		42	
T_{J}	Junction temperature		-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±8000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V
		Machine Model (MM), Per JEDEC specification JESD22-A115-A	±200	

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

Copyright © 2004–2015, Texas Instruments Incorporated

⁽²⁾ The input voltage (V_I) and output negative-voltage (V_O) ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.2	3.6	V
V _{CCB}	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		V _{CCI} × 0.65		
V_{IH}	High-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V		1.6		V
	input voitage		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{CCI} \times 0.35$	
V_{IL}	Low-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V			0.7	V
	input voitage		2.7 V to 3.6 V			0.8	
		DIR	1.2 V to 1.95 V		V _{CCA} × 0.65		
V_{IH}	High-level input voltage	(referenced to	1.95 V to 2.7 V		1.6		V
	input voitage	V _{CCA}) ⁽⁵⁾	2.7 V to 3.6 V		2		
		DIR	1.2 V to 1.95 V			$V_{CCA} \times 0.35$	
V_{IL}	Low-level input voltage	(referenced to	1.95 V to 2.7 V			0.7	V
	iriput voitage	V _{CCA}) ⁽⁵⁾	2.7 V to 3.6 V			0.8	
V _I	Input voltage				0	3.6	V
.,	0	Active state			0	V _{CCO}	.,
V_{O}	Output voltage	Tri-State			0	3.6	V
		<u>'</u>		1.2 V		-3	
				1.4 V to 1.6 V		-6	
I_{OH}	High-level output	current		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
				1.2 V		3	
				1.4 V to 1.6 V		6	
I_{OL}	Low-level output current		1.65 V to 1.95 V		8	mA	
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δν	Input transition ris	se or fall rate				5	ns/V
T _A	Operating free-air	r temperature			-40	85	°C

- V_{CCI} is the V_{CC} associated with the data input port.
 V_{CCO} is the V_{CC} associated with the output port.
 All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.
 For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} x 0.7 V, V_{IL} max = V_{CCI} x 0.3 V.
 For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} x 0.7 V, V_{IL} max = V_{CCA} x 0.3 V.

7.4 Thermal Information

			SN74AVC	16T245	
	THERMAL METRIC ⁽¹⁾	DGV (TVSOP)	DGG (TSSOP)	ZQL (BGA MICROSTAR JUNIOR)	UNIT
		48 PINS	48 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	82.5	69.9	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.2	23.9	16.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.1	36.6	30.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.7	1.7	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.6	36.2	64.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2004-2015, Texas Instruments Incorporated



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) $^{(1)(2)}$

DAD	AMETER	TEST CONI	OITIONS	v	V	T,	4 = 25°C	;	$T_A = -40^{\circ}$	C to 85°	С	UNIT
PAK	AMETER	TEST CONI	DITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	TYP	MAX	UNII
		I _{OH} = -100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V				V _{CCO} - 0.2			
		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95					
V_{OH}		$I_{OH} = -6 \text{ mA}$	$V_I = V_{IH}$	1.4 V	1.4 V				1.05			V
011		$I_{OH} = -8 \text{ mA}$		1.65 V	1.65 V				1.2			
		$I_{OH} = -9 \text{ mA}$		2.3 V	2.3 V				1.75			
		$I_{OH} = -12 \text{ mA}$		3 V	3 V				2.3			
		$I_{OL} = 100 \mu A$		1.2 V to 3.6 V	1.2 V to 3.6 V						0.2	
		$I_{OL} = 3 \text{ mA}$		1.2 V	1.2 V		0.15					
\/		$I_{OL} = 6 \text{ mA}$., .,	1.4 V	1.4 V						0.35	\ /
V_{OL}		I _{OL} = 8 mA	$V_I = V_{IL}$	1.65 V	1.65 V						0.45	V
		I _{OL} = 9 mA		2.3 V	2.3 V						0.55	
		I _{OL} = 12 mA		3 V	3 V						0.7	
l _l	Control inputs	V _I = V _{CCA} or G	ND	1.2 V to 3.6 V	1.2 V to 3.6 V		±0.02 5	±0.2 5			±1	μΑ
	A or B port	\\\\\\	261/	0 V	0 to 3.6 V		±0.1	±2.5			±5	
l _{off}	A or B port	V_I or $V_O = 0$ to	3.6 V	0 to 3.6 V	0 V		±0.5	±2.5			±5	μΑ
I _{OZ} ⁽³⁾	A or B port	$V_O = V_{CCO}$ or O $V_L = V_{CCI}$ or O $OE = V_{IH}$	GND, ND,	3.6 V	3.6 V		±0.5	±2.5			±5	μA
	•			1.2 V to 3.6 V	1.2 V to 3.6 V						25	
I_{CCA}		$V_I = V_{CCI}$ or GI $I_O = 0$	ND,	0 V	3.6 V						- 5	μΑ
		10 = 0		3.6 V	0 V						25	
				1.2 V to 3.6 V	1.2 V to 3.6 V						25	
I_{CCB}		$V_I = V_{CCI}$ or GI $I_O = 0$	ND,	0 V	3.6 V						25	μΑ
		10 = 0		3.6 V	0 V						- 5	
I _{CCA} +	- I _{CCB}	$V_I = V_{CCI}$ or GI $I_O = 0$	ND,	1.2 V to 3.6 V	1.2 V to 3.6 V						45	μΑ
C _i	Control inputs	V _I = 3.3 V or G	SND	3.3 V	3.3 V		3.5					pF
C _{io}	A or B	V _O = 3.3 V or 0	GND	3.3 V	3.3 V		7					pF

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \hbox{(3)} & \text{For I/O ports, the parameter } I_{OZ} \text{ includes the input leakage current.} \\ \end{array}$



7.6 Switching Characteristics: V_{CCA} = 1.2 V

over recommended operating free-air temperature range, $V_{CCA} = 1.2 \text{ V}$ (see Figure 11)

DADAMETED	FTER FROM TO V _{CCB} = 1.2 V		٧	Vo	_{CCB} = 1.5 V		Vc	_{CB} = 1.8 V	T	V _{cc}	_B = 2.5 \	/	V _{cci}	_B = 3.3	3 V	UNIT								
PARAMETER	(INPUT)	(OUTPUT)	MIN TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII							
t _{PLH}	Α	В	4.1			3.3			3			2.8			3.2		ns							
t _{PHL}	Α	Ь	4.1			3.3			3			2.8			3.2		115							
t _{PLH}	В	Α	4.4			4			3.8			3.6			3.5		ns							
t _{PHL}	Ь	A	4.4			4			3.8			3.6			3.5		115							
t _{PZH}	ŌĒ	Α	6.4			6.4			6.4			6.4			6.4		ns							
t _{PZL}	b	Α	6.4			6.4			6.4			6.4			6.4		115							
t _{PZH}	ŌĒ	В	6			4.6			4			3.4			3.2		ns							
t _{PZL}	OL	Ь	6			4.6			4			3.4			3.2		115							
t _{PHZ}	ŌĒ	Α	6.6			6.6			6.6		6.6				6.8		ns							
t _{PLZ}	5	Α	6.6			6.6			6.6			6.6			6.8		115							
t _{PHZ}	OE.	В	6			4.9			4.9			4.2			5.3		ns							
t _{PLZ}	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В	6			4.9			4.9			4.2			5.3		115

7.7 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V		V _{CCB} = 1.5 V ±0.1 V			V _{CCB} = 1.8 V ±0.15 V				_{CB} = 2.5 V ±0.2 V		_{CCB} = 3.3 V ±0.3 V		UNIT					
	(INPUT)	(001101)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP I	IAX					
t _{PLH}	Α	В		3.6		0.5		6.2	0.5		5.2	0.5	4.1	0.5		3.7	ns				
t _{PHL}	A	ь		3.6		0.5		6.2	0.5		5.2	0.5	4.1	0.5		3.7	115				
t _{PLH}	В	Α		3.3		0.5		6.2	0.5		5.9	0.5	5.6	0.5		5.5					
t _{PHL}	В	A		3.3		0.5		6.2	0.5		5.9	0.5	5.6	0.5		5.5	ns				
t _{PZH}	ŌĒ	Δ.		4.3		1		10.1	1		10.1	1	10.1	1		10.1	ns				
t _{PZL}	OE	Α	Α	А	^	^		4.3		1		10.1	1		10.1	1	10.1	1		10.1	115
t _{PZH}	0 -	В		5.6		1		10.1	0.5		8.1	0.5	5.9	0.5		5.2					
t _{PZL}	ŌĒ	В		5.6		1		10.1	0.5		8.1	0.5	5.9	0.5		5.2	ns				
t _{PHZ}	ŌĒ	Δ.		4.5		1.5		9.1	1.5		9.1	1.5	9.1	1.5		9.1					
t _{PLZ}	OE	A	A		4.5		1.5		9.1	1.5		9.1	1.5	9.1	1.5		9.1	ns			
t _{PHZ}	ŌĒ	В		5.5		1.5		8.7	1.5		7.5	1	6.5	1		6.3					
t _{PLZ}	ÜE	В		5.5		1.5		8.7	1.5		7.5	1	6.5	1		6.3	ns				

7.8 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 11)

PARAMETER	FROM	TO	Vcc	_{CB} = 1.2 \	1	Vcc	_{CB} = 1.5 V ±0.1 V		V _{CCB} = 1.8 V ±0.15 V		V _{cc}	V _{CCB} = 3.3 V ±0.3 V			UNIT											
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP MA	K MIN	TYP	MAX										
t _{PLH}	Α	В		3.4		0.5		5.9	0.5		4.8	0.5	3	7 0.5		3.3	ns									
t _{PHL}	A	ь		3.4		0.5		5.9	0.5		4.8	0.5	3	7 0.5		3.3	115									
t _{PLH}	В	Α		3		0.5		5.2	0.5		4.8	0.5	4	5 0.5		4.4	ns									
t _{PHL}	Ь	A		3		0.5		5.2	0.5		4.8	0.5	4	5 0.5		4.4	115									
t _{PZH}	ŌĒ			3.4		1		7.8	1		7.8	1	7.	8 1		7.8	ns									
t _{PZL}	OL .	Α	А	А	A	7		3.4		1		7.8	1		7.8	1	7.	В 1		7.8	115					
t _{PZH}	OF	В		5.4		1		9.2	0.5		7.4	0.5	5	3 0.5		4.5	ns									
t _{PZL}	ŌĒ	ŌĒ	В		5.4		1		9.2	0.5		7.4	0.5	5	3 0.5		4.5	115								
t _{PHZ}	OF	_		4.2		1.5		7.7	1.5		7.7	1.5	7.	7 1.5		7.7	ns									
t _{PLZ}	ŌE A	OE	OE	OE	A	A	A	Ē A	OE A		4.2		1.5		7.7	1.5		7.7	1.5	7.	7 1.5		7.7	115		
t _{PHZ}	OE.	Ь		5.2		1.5		8.4	1.5		7.1	1	5	9 1		5.7	no									
t _{PLZ}	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В		5.2		1.5		8.4	1.5		7.1	1	5	9 1		5.7	ns

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



7.9 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _c	_{CCB} = 1.2	v		_{CB} = 1.5 V ±0.1 V		V _{CCB} = 1.8 V ±0.15 V			V _{CCB} = 2.5 V ±0.2 V			V _{CCB} = 3.3 V ±0.3 V			UNIT		
	(INPUT)	(001701)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
t _{PLH}	А	В		3.2		0.5		5.6	0.5		4.5	0.5		3.3	0.5		2.8	ns		
t _{PHL}	A	ь		3.2		0.5		5.6	0.5		4.5	0.5		3.3	0.5		2.8	115		
t _{PLH}	В	Α		2.6		0.5		4.1	0.5		3.7	0.5		3.3	0.5		3.2	ns		
t _{PHL}	ם	Α		2.6		0.5		4.1	0.5		3.7	0.5		3.3	0.5		3.2	115		
t _{PZH}	ŌĒ	^		2.5		0.5		5.3	0.5		5.3	0.5		5.3	0.5		5.3	ns		
t _{PZL}	OE	Α	А	^		2.5		0.5		5.3	0.5		5.3	0.5		5.3	0.5		5.3	115
t _{PZH}	C	В	В		5.2		0.5		9.4	0.5		7.3	0.5		5.1	0.5		4.5	ns	
t _{PZL}	ŌĒ	ŌĒ	Б		5.2		0.5		9.4	0.5		7.3	0.5		5.1	0.5		4.5	115	
t _{PHZ}	OE	^		3		1		6.1	1		6.1	1		6.1	1		6.1	ns		
t _{PLZ}	OE A	OE A		3		1		6.1	1		6.1	1		6.1	1		6.1	115		
t _{PHZ}	OE	В		5		1		7.9	1		6.6	1		6.1	1		5.2	ns		
t _{PLZ}	ŌĒ	ŌĒ	ם		5		1		7.9	1		6.6	1		6.1	1		5.2	115	

7.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V			V _{CCB} = 1.5 V ±0.1 V				_B = 1.8 V 0.15 V	Vo	_{CB} = 2.5 V ±0.2 V	\	V _{CCB} = 3.3 V ±0.3 V				
	(INFUI)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP MA	MIN	TYP M	AX MIN	I TYP	MAX			
t _{PLH}	Α	В		3.2		0.5		5.5	0.5	4.	1 0.5		3.2 0.5	5	2.7			
t _{PHL}	A	В		3.2		0.5		5.5	0.5	4.	1 0.5		3.2 0.5	5	2.7	ns		
t _{PLH}	В	A		2.8		0.5		3.7	0.5	3.	0.5		2.8 0.5	5	2.7	ns		
t _{PHL}	Б	^		2.8		0.5		3.7	0.5	3.	0.5		2.8 0.5	5	2.7	115		
t _{PZH}	- OE	^		2.2		0.5		4.3	0.5	4.	2 0.5		4.1 0.5	5	4	ns		
t _{PZL}	OE.	Α	A	^		2.2		0.5		4.3	0.5	4.	2 0.5		4.1 0.5	5	4	115
t _{PZH}	OE B	ь		5.1		0.5		9.3	0.5	7.	2 0.5		4.9 0.5	5	4	ns		
t _{PZL}	OE	Б		5.1		0.5		9.3	0.5	7.	0.5		4.9 0.5	5	4	115		
t _{PHZ}	ŌĒ			3.4		0.5		5	0.5		0.5		5 0.5	5	5	no		
t _{PLZ}	OE .	Α		3.4		0.5		5	0.5		0.5		5 0.5	5	5	ns		
t _{PHZ}	- OE	В		4.9		1		7.7	1	6.	5 1		5.2 0.5	5	5	ns		
t _{PLZ}) OE	В		4.9		1		7.7	1	6.	5 1	:	5.2 0.5	5	5	115		

7.11 Operating Characteristics

 $T_A = 25^{\circ}C$

PA	RAMET	ΓER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.2 V	V _c	V _{CCA} = _{CB} = 1.5 V		V _{cc}	V _{CCA} = _{CB} = 1.8 \	/	V _{CCA} = V _{CCB} = 2.5 V			V _{CCA} = V _{CCB} = 3.3 V			UNIT
			CONDITIONS	MIN TYP MA	AX MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$C_{pdA}^{(1)}$	A to B	Outputs enabled		1		1			1		1				2		
		Outputs disabled	$C_L = 0,$		1			1			1			1			
	B to	Outputs enabled	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	13		13		14		15		16		pF			
		Outputs disabled		1		1			1			1		1			
	A to	Outputs enabled		13		13			14		15			16			
C (1)	В	Outputs disabled	$C_L = 0,$ f = 10 MHz,	1		1		1		1		1		~F			
C _{pdB} ⁽¹⁾	B to A	Outputs enabled	$t_r = t_f = 1 \text{ ns}$	1		1		1		1			2		pF		
		Outputs disabled		1		1			1			1			1		

Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035



7.12 Typical Characteristics

 $T_A = 25^{\circ}C$




Figure 1. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




Figure 2. Typical Propagation Delay t_{PHL} (A to B) vs Load Capacitance




Figure 3. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




Figure 4. Typical Propagation Delay $t_{\rm PHL}$ (A to B) vs Load Capacitance




Figure 5. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




Figure 6. Typical Propagation Delay t_{PHL} (A to B) vs Load Capacitance

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



Typical Characteristics (continued)






Figure 7. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




Figure 8. Typical Propagation Delay t_{PHL} (A to B) vs Load Capacitance




Figure 9. Typical Propagation Delay $t_{\rm PLH}$ (A to B) vs Load Capacitance





Figure 10. Typical Propagation Delay t_{PHL} (A to B) vs Load Capacitance

VCCA

CCA/2




8 Parameter Measurement Information




TEST	S 1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2 · V _{CCO}
t _{PHZ} /t _{PZH}	GND

V _{cco}	CL	R_L	V _{TP}
1.2 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3 3 V + 0 3 V	15 nF	2 kO	031/



V_{CCA}/2



Output Control

(low-level

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \ge 1 V/ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. V_{CCI} is the V_{CC} associated with the input port.
- G. V_{CCO} is the V_{CC} associated with the output port.

Figure 11. Load Circuit and Voltage Waveforms



9 Detailed Description


9.1 Overview

The SN74AVC16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and \overline{OE}) are supported by V_{CCA} and pins B are supported by V_{CCB} . The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.2 V to 3.6 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

9.3.2 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

9.3.3 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ} shown in *Electrical Characteristics*). This prevents false logic levels from being presented to either bus.

Copyright © 2004–2015, Texas Instruments Incorporated



9.4 Device Functional Modes

The SN74AVC16T245 is a voltage level translator that can operate from 1.2 V to 3.6 V (V_{CCA}) and 1.2 V to 3.6 V (V_{CCB}). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When \overline{OE} is low and DIR is high, data transmission is from A to B. When \overline{OE} is low and DIR is low, data transmission is from B to A. When \overline{OE} is high, both output ports will be high-impedance.

Table 1. Functions Table⁽¹⁾

CONTROL	LINPUTS	OUTPUT C	IRCUITS	OPERATION		
ŌĒ	DIR	A PORT	B PORT	OFERATION		
L	L	Enabled	Hi-Z	B data to A bus		
L	Н	Hi-Z	Enabled	A data to B bus		
Н	Х	Hi-Z	Hi-Z	Isolation		

(1) Input circuits of the data I/Os always are active.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74AVC16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVC16T245 device is ideal for data transmission where direction is different for each channel.

10.1.1 Enable Times

Calculate the enable times for the SN74AVC16T45 using the following formulas:

$$t_{PZH}$$
 (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A) (1)

$$t_{PZL}$$
 (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A) (2)

$$t_{PZH}$$
 (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B) (3)

$$t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)$$
(4)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC16T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.



10.2 Typical Application




Figure 12. Typical Application Schematic

10.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in Table 2.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage range	1.2 V to 3.6 V				
Output voltage range	1.2 V to 3.6 V				



10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

10.2.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVC16T245 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

10.2.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVC16T245 device is driving to determine the output voltage range.

10.2.3 Application Curve




Figure 13. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

Submit Documentation Feedback Copyright © 2004-2015, Texas Instruments Incorporated

Product Folder Links: SN74AVC16T245



11 Power Supply Recommendations

The SN74AVC16T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . VCCA accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable \overline{OE} input circuit is designed so that it is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

12 Layout

12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.



12.2 Layout Example






Figure 14. Recommended Layout Example

Copyright © 2004–2015, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AVC16T245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
74AVC16T245DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
74AVC16T245DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples
AVC16T245DGGR-D	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
SN74AVC16T245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
SN74AVC16T245DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples
SN74AVC16T245GQLR	OBSOLETE	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	-40 to 85	WF245	
SN74AVC16T245ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

24-Apr-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVC16T245:

Automotive: SN74AVC16T245-Q1

www.ti.com

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2015

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16T245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74AVC16T245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AVC16T245ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 30-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16T245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16T245DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74AVC16T245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity