- State-of-the-Art BiCMOS Design Significantly Reduces I<sub>CCZ</sub>
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 25  $\Omega$  or Greater
- Distributed V<sub>CC</sub> and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs
- The A Port Features Open-Collector Outputs That Provide 188-mA I<sub>OL</sub> to Allow for Heavy DC Loading on Open-Collector Outputs
- Eliminates Need for 3-State Overlap Protection on A Ports
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

### (TOP VIEW) 24 DIR A1 23 B1 GND [ A2 🛮 3 22 B2 A3 🛮 4 21 V<sub>CC</sub> GND 5 20 B3 19 B4 A4 🛮 6 A5 ∏ 7 18 **∏** B5 17 **∏** B6 GND [8 16 VCC A6 📙 9 A7 🛮 10 15 ∏ B7 GND 11 14 B8 А8 🛮 13 OE

DW OR NT PACKAGE

### description

This  $25-\Omega$  octal bus transceiver is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

The SN74BCT25642 is capable of sinking 188-mA  $I_{OL}$  (A port), which facilitates switching 25- $\Omega$  transmission lines on the incident wave. It is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers. The distributed  $V_{CC}$  and GND pins minimize the noise generated by the simultaneous switching of the outputs.

The SN74BCT25642 is characterized for operation from 0°C to 70°C.


### **FUNCTION TABLE**

INP	UTS	
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

### logic symbol†

#### 13 OE G3 DIR 3 EN1 [BA] 3 EN2 [AB] 23 $\triangleleft$ **B**1 $\triangleright$ 2 ▽ 22 **B2 A2** 20 В3 А3 19 В4 Α4 18 Α5 **B5** 17 **B6** A6 15 **B7** Α7 14 12 **A8 B8**

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	−0.5 V to 7 V
Input voltage range, V <sub>I</sub> : Control inputs (see Note 1)	−0.5 V to 7 V
I/O ports (see Note 1)	0.5 V to 5.5 V
Voltage range applied to any output in the disabled or power-off state, VO	0.5 V to 5.5 V
Voltage range applied to any output in the high state, V <sub>O</sub> –	-0.5 V to V <sub>CC</sub>
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–30 mA
Current into any output in the low state, I <sub>O</sub> : A ports	376 mA
B ports	48 mA
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range6	5°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
Vсс	V <sub>CC</sub> Supply voltage			5	5.5	V
VIH	V <sub>IH</sub> High-level input voltage					V
V <sub>IL</sub>	Low-level input voltage				0.8	V
Vон	High-level output voltage	A port			5.5	V
I <sub>IK</sub>	Input clamp current				-18	mA
ІОН	High-level output current	B port			-3	mA
IOL	Low-level output current				188	mA
	Low-level output current	B port			24	111/4
TA	Operating free-air temperature		0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2	V	
Vон	Any B	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.7				
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.4	3.3		V	
	Any A	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 94 mA		0.42	0.55		
VOL	Ally A		I <sub>OL</sub> = 188 mA			0.7	V	
	Any B	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$		0.35	0.5		
loн	Any A	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			0.1	mA	
1.	A and B	V	V 55V			0.25	mA	
l <sub>l</sub>	DIR and OE	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 5.5 V			0.1	mA	
. +	A and B	V 55V	V <sub>1</sub> = 2.7 V			70	A	
¹ <sub>IH</sub> ‡	DIR and OE	V <sub>CC</sub> = 5.5 V,				20	μΑ	
. +	A and B	V 55V	- V. 0.5.V			-0.6	mA	
I <sub>IL</sub> ‡	DIR and OE	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			-0.6	mA	
los§	Any B	V <sub>CC</sub> = 5.5 V,	VO = 0	-60		-150	mA	
la a i	A to B	V <sub>CC</sub> = 5.5 V			40	64	A	
ICCL	B to A				78	125	mA	
	A to B	V 55V			25	40	А	
Іссн	B to A	V <sub>CC</sub> = 5.5 V			34	55	mA	
ICCZ	A to B	V <sub>CC</sub> = 5.5 V			7.6	13	mA	
Ci	Control inputs	V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.5 V or 0.5 V		8		рF	
C <sub>io</sub>	A port	$V_{CC} = 5 \text{ V},$ $V_{I} = 2.5 \text{ V or } 0.$	V 05V 2705V		15		~F	
	B port		V  = 2.5 V OF U.5 V		8		pF	



<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. ‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 10 ms.

SCBS047C - DECEMBER 1989 - REVISED NOVEMBER 1993

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			R1 = 500 $\Omega$ †, R2 = 500 $\Omega$		UNIT
			MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> PLH	А	В	0.8	3.2	6	0.8	6.2	ns
t <sub>PHL</sub>		В	0.5	2	3.9	0.5	4	115
t <sub>PLH</sub>	В	А	1.5	3.2	5.7	1.5	6.3	ns
t <sub>PHL</sub>		A	1.7	4.5	4.8	1.7	5.9	115
t <sub>PLH</sub>	ŌĒ	А	2.8	5.5	10.4	2.8	11.6	no
t <sub>PHL</sub>		A	4.6	8.6	11.3	4.6	11.3	ns
<sup>t</sup> PZH	ŌĒ	В	3.3	5.7	8.1	3.3	9.1	
t <sub>PZL</sub>		Б	3.8	6.6	8.8	3.8	9.8	ns
t <sub>PHZ</sub>	ŌĒ	В	1.8	4.6	7	1.8	7.3	no
t <sub>PLZ</sub>		ט	1.4	4.3	6.7	1.4	7.3	ns

† For A port, R1 = 100  $\Omega$ .

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated