10-BIT FET BUS SWITCH 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER SCDS159B – OCTOBER 2003 – REVISED MARCH 2004

- Output Voltage Translation Tracks V_{CC}
- Supports Mixed-Mode Signal Operation On All Data I/O Ports
 - 5-V Input Down To 3.3-V Output Level Shift With 3.3-V V_{CC}
 - 5-V/3.3-V Input Down To 2.5-V Output Level Shift With 2.5-V V_{CC}
- 5-V-Tolerant I/Os With Device Powered-Up or Powered-Down
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (r_{on}) Characteristics (r_{on} = 5 Ω Typical)
- Low Input/Output Capacitance Minimizes Loading (Cio(OFF) = 5 pF Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I_{CC} = 40 μA Max)

- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0 to 5-V Signaling Levels (For Example: 0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)

SN74CB3T3384

- Control Inputs Can Be Driven by TTL or 5-V/3.3-V/2.5-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22

 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Digital Applications: Level Translation, Memory Interleaving, Bus Isolation
- Ideal for Low-Power Portable Equipment

DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)

| | • | | |
|-------------------|----|-----------------|-------------------|
| 1 <mark>0E</mark> | 1 | J ₂₄ |] v _{cc} |
| 1B1 🛛 | 2 | 23 | 2B5 |
| 1A1 [| 3 | 22 | 2A5 |
| 1A2 | 4 | 21 | 2A4 |
| 1B2 | 5 | 20 |] 2B4 |
| 1B3 [| 6 | 19 |] 2B3 |
| 1A3 [| 7 | 18 | 2A3 |
| 1A4 [| 8 | 17 | 2A2 |
| 1B4 🛛 | 9 | 16 |] 2B2 |
| 1B5 🛛 | 10 | 15 | 2B1 |
| 1A5 🛛 | 11 | 14 | 2A1 |
| GND [| 12 | 13 | 20E |
| | | | |

description/ordering information

ORDERING INFORMATION

| TA | PACKAGI | <u></u> ŧ | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|---------------|-------------------|---------------|--------------------------|---------------------|--|
| | SOIC - DW | Tube | SN74CB3T3384DW | 00070004 | |
| | SOIC - DW | Tape and reel | SN74CB3T3384DWR | CB3T3384 | |
| -40°C to 85°C | SSOP (QSOP) – DBQ | Tape and reel | SN74CB3T3384DBQR | CB3T3384 | |
| -40 C 10 85 C | TOOOD DW | Tube | SN74CB3T3384PW | 1/0001 | |
| | TSSOP – PW | Tape and reel | SN74CB3T3384PWR | KS384 | |
| | TVSOP – DGV | Tape and reel | SN74CB3T3384DGVRGE | PREVIEW | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Copyright © 2004, Texas Instruments Incorporated

SCDS159B - OCTOBER 2003 - REVISED MARCH 2004

description/ordering information (continued)

The SN74CB3T3384 is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V_{CC}. The SN74CB3T3384 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).



NOTE A: If the input high voltage (VIH) level is greater than or equal to V_{CC} - 1 V, and less than or equal to 5.5 V, the output high voltage (V_{OH}) level will be equal to approximately the V_{CC} voltage level.

Figure 1. Typical DC-Voltage-Translation Characteristics

The SN74CB3T3384 is organized as two 5-bit bus switches with separate ouput-enable $(1\overline{OE}, 2\overline{OE})$ inputs. It can be used as two 5-bit bus switches or as one 10-bit bus switch. When \overline{OE} is low, the associated 5-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 5-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.


To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

| (each 5-bit bus switch) | | | | | | |
|-------------------------|-------------------|-----------------|--|--|--|--|
| INPUT OE | INPUT/OUTPUT A | FUNCTION | | | | |
| L | В | A port = B port | | | | |
| н | Z | Disconnect | | | | |


ELINCTION TABLE



logic diagram (positive logic)



simplified schematic, each FET switch (SW)



[‡]EN is the internal enable signal applied to the switch.



SCDS159B - OCTOBER 2003 - REVISED MARCH 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| $ \begin{array}{l} \mbox{Supply voltage range, V_{CC} (see Note 1) $$ $$ Control input voltage range, V_{IN} (see Notes 1 and 2) $$ $$ Switch I/O voltage range, $V_{I/O}$ (see Notes 1, 2, and 3) $$ $$ Control input clamp current, I_{IK} ($V_{IN} < 0$) $$ $$ I/O port clamp current, $I_{I/OK}$ ($V_{I/O} < 0$) $$ $$ ON-state switch current, $I_{I/O}$ (see Note 4) $$$ | 0.5 V to 7 V 0.5 V to 7 V 50 mA ±128 mA |
|--|--|
| Continuous current through V_{CC} or GND terminals Package thermal impedance, θ_{JA} (see Note 5): DBQ package | |
| DGV package DW package | 86°C/W |
| PW package | 88°C/W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

- 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. VI and VO are used to denote specific conditions for $V_{I/O}$.
- 4. II and IO are used to denote specific conditions for $I_{I/O}$.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 6)

| | | | MIN | MAX | UNIT |
|---|--|--|-----|-----|------|
| VCC | Supply voltage | | 2.3 | 3.6 | V |
| A little local control bound on the sec | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | 5.5 | V |
| VIH | High-level control input voltage | $V_{CC} = 2.7 V \text{ to } 3.6 V$ | 2 | 5.5 | V |
| | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0 | 0.7 | V |
| VIL | Low-level control input voltage V _{CC} = 2.7 V to 3.6 V | | | | v |
| VI/O | Data input/output voltage | | 0 | 5.5 | V |
| TA | Operating free-air temperature | | -40 | 85 | °C |

NOTE 6: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS159B - OCTOBER 2003 - REVISED MARCH 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CON | MIN | TYP† | MAX | UNIT | | |
|---------------------|----------------|--|--|------|------|------|----|--|
| VIK | | V _{CC} = 3 V, I _I = -18 mA | | | -1.2 | V | | |
| VOH | | See Figures 3 and 4 | | | | | | |
| I _{IN} | Control inputs | V _{CC} = 3.6 V, V _{IN} = 3.6 V to 5.5 V or GND | | | | ±10 | μA | |
| | | V _{CC} = 3.6 V, | $V_{I} = V_{CC} - 0.7 V \text{ to } 5.5 V$ | | | ±20 | | |
| l _i | Switch ON, | | V_{I} = 0.7 V to V_{CC} – 0.7 V | | | -40 | μA | |
| | | V _{IN} = GND | $V_I = 0$ to 0.7 V | | | ±5 | | |
| loz‡ | | $V_{CC} = 3.6 V,$ $V_{O} = 0 \text{ to } 5.5 V,$ $V_{I} = 0,$ Switch OFF, $V_{IN} = V_{CC}$ |) = 0 to 5.5 V, = 0, vitch OFF, | | | ±10 | μΑ | |
| l _{off} | | $V_{CC} = 0,$ $V_{O} = 0$ to 5.5 V, $V_{I} = 0$ | | | | 10 | μΑ | |
| | | $V_{CC} = 3.6 V,$ I _I /O = 0, | $V_I = V_{CC}$ or GND | 40 | | μA | | |
| ICC | | Świtch ON or OFF, V _{IN} = V _{CC} or GND | V _I = 5.5 V | | | | | |
| 7ICC§ | Control inputs | $V_{CC} = 3 V \text{ to } 3.6 V,$ One input at $V_{CC} - 0.6 V,$ Other inputs at V_{CC} or GND | e input at V _{CC} – 0.6 V, | | | 300 | μΑ | |
| C _{in} | Control inputs | $V_{CC} = 3.3 V,$ $V_{IN} = V_{CC} \text{ or GND}$ | | | 3 | | pF | |
| C _{io(OFF} | | $V_{CC} = 3.3 \text{ V},$ $V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or GND},$ Switch OFF, $V_{IN} = V_{CC}$ | | | 5 | | pF | |
| Circott | | $V_{CC} = 3.3 V,$ Switch ON, | $V_{I/O} = 5.5 V \text{ or } 3.3 V$ | | 4 | | pF | |
| C _{io(ON)} | | $V_{IN} = GND$ | $V_{I/O} = GND$ | | 12 | | Ч | |
| $V_{CC} = 2.3 V,$ | | V _{CC} = 2.3 V, TYP at V _{CC} = 2.5 V, | I _O = 24 mA | | 5 | 8 | | |
| ron¶ | | $V_{I} = 0$ | I _O = 16 mA | | 5 | 8 | Ω | |
| 011 | | V _{CC} = 3 V, | I _O = 64 mA | | 5 | 7 | | |
| V _I = | | $I_{O} = 32 \text{ mA}$ | | | 5 | 7 | | |

 V_{IN} and I_{IN} refer to control inputs. $V_{I},\,V_{O},\,I_{I},\,\text{and}\,I_{O}$ refer to data pins.

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C. [‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

I Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



SN74CB3T3384 **10-BIT FET BUS SWITCH** 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER SCDS159B - OCTOBER 2003 - REVISED MARCH 2004


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM | TO | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|-------------------|---------|----------|------------------------------------|------|------------------------------------|------|------|
| | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | |
| t _{pd} † | A or B | B or A | | 0.15 | | 0.25 | ns |
| t _{en} | OE | A or B | 1 | 10.5 | 1 | 7.5 | ns |
| ^t dis | OE | A or B | 1 | 6.5 | 1 | 8 | ns |

[†] The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




SN74CB3T3384 **10-BIT FET BUS SWITCH** 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFT SCDS159B - OCTOBER 2003 - REVISED MARCH 2004



PARAMETER MEASUREMENT INFORMATION

| TEST | Vcc | S1 | RL | ٧I | CL | v_Δ |
|------------------------------------|---|---|------------------------------|----------------|----------------|-----------------|
| ^t PLZ ^{/t} PZL | $\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$ | $\begin{array}{c} 2 \times V_{CC} \\ 2 \times V_{CC} \end{array}$ | 500 Ω 500 Ω | GND GND | 30 pF 50 pF | 0.15 V 0.3 V |
| ^t PHZ ^{/t} PZH | $\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$ | Open Open | 500 Ω 500 Ω | 3.6 V 5.5 V | 30 pF 50 pF | 0.15 V 0.3 V |



ENABLE AND DISABLE TIMES

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.

Figure 2. Test Circuit and Voltage Waveforms



SCDS159B - OCTOBER 2003 - REVISED MARCH 2004

TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage



SN74CB3T3384 10-BIT FET BUS SWITCH 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER SCDS159B – OCTOBER 2003 – REVISED MARCH 2004



TYPICAL CHARACTERISTICS (continued)

Figure 4. V_{OH} Values



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Packag Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|-------------------|-----------------------|-----------------|--------------------|------|---------------|---------------------------|------------------|------------------------------|
| 74CB3T3384DBQRE4 | ACTIVE | SSOP/ QSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |
| 74CB3T3384DBQRG4 | ACTIVE | SSOP/ QSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |
| SN74CB3T3384DBQR | ACTIVE | SSOP/ QSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |
| SN74CB3T3384DGVR | PREVIEW | TVSOP | DGV | 24 | 2000 | TBD | Call TI | Call TI |
| SN74CB3T3384DW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CB3T3384DWE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CB3T3384DWR | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CB3T3384DWRE4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CB3T3384PW | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CB3T3384PWE4 | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CB3T3384PWR | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CB3T3384PWRE4 | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM



18-Jul-2006

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated