SN74CBTLV16800 LOW-VOLTAGE 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS SCDS045J – DECEMBER 1997 – REVISED OCTOBER 2003

 Member of the Texas Instruments Widebus[™] Family 		iv, or e (top vi	DL PACKAGE EW)
 5-Ω Switch Connection Between Two Ports 	BIASV [Įυ	48] 1OE
 Rail-to-Rail Switching on Data I/O Ports 	1A1		47 20E
 I_{off} Supports Partial-Power-Down Mode Operation 	1A2 [1A3 [3	46] 1B1 45] 1B2
 B-Port Outputs Are Precharged by Bias 	1A4 [43 1 1B2 44 1 1B3
Voltage to Minimize Signal Distortion	1A5 [-	43 1B4
During Live Insertion	1A6 [7	42] 1B5
 Latch-Up Performance Exceeds 100 mA Per 	GND [-	41 GND
JESD 78, Class II	1A7 [40 🛛 1B6
ESD Protection Exceeds JESD 22	1A8 [-	39 1B7
 2000-V Human-Body Model (A114-A) 	1A9 [38 1B8
- 200-V Machine Model (A115-A)	1A10		37 BB9
	2A1		36 1B10
description/ordering information	2A2		35 2B1 34 2B2
The SNZ4CBTI//16900 provides 20 hits of	V _{CC} [2A3 [34 2B2 33 2B3
The SN74CBTLV16800 provides 20 bits of high-speed bus switching. The low on-state	GND		32 GND
resistance of the switch allows connections to be	2A4		31 2B4
made with minimal propagation delay. The device	2A5		30 2B5
also precharges the B port to a user-selectable	2A6		29 2B6
bias voltage (BIASV) to minimize live-insertion	2A7		28 2B7
noise.	2A8 🛛		27 2B8
The device is organized as dual 10-bit bus	2A9 🛛	23	26 🛛 2B9

The device is organized as dual 10-bit bus switches with separate output-enable (\overline{OE}) inputs. It can be used as two 10-bit bus switches or one 20-bit bus switch. When \overline{OE} is low, the

associated 10-bit bus switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, the high-impedance state exists between the two ports, and port B is precharged to BIASV through the equivalent of a 10-k Ω resistor.

2A10 🛛 24

25 2B10

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Τ _Α	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C		Tube	SN74CBTLV16800DL	
	SSOP – DL	Tape and reel	SN74CBTLV16800DLR	CBTLV16800
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74CBTLV16800GR	CBTLV16800
-40 C 10 65 C	TVSOP – DGV	Tape and reel	SN74CBTLV16800VR	CN800

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN74CBTLV16800 LOW-VOLTAGE 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS SCDS045J – DECEMBER 1997 – REVISED OCTOBER 2003

FUNCTION TABLE (each 10-bit bus switch)						
INPUT OE	FUNCTION					
L	A port = B port					
H A port = Z B port = BIASV						

logic diagram (positive logic)



simplified schematic, each FET switch





SN74CBTLV16800 LOW-VOLTAGE 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS

SCDS045J - DECEMBER 1997 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	-0.5 V to 4.6 V -0.5 V to 4.6 V
	–0.5 V to 4.6 V
Continuous channel current	
Input clamp current, I _{IK} (V _I < 0)	
Package thermal impedance, θ_{JA} (see Note 2): D	OGG package
D	OGV package 58°C/W
D	DL package 63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		1	MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
BIASV	Bias voltage		1.3	VCC	V
VIH	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	/	1.7		
	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	/	2		V
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	/		0.7	
VIL	Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDIT	TIONS		MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 3 V,	lj = -18 mA					-1.2	V
lj		V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$					±1	μA
loff	A port	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 3.6$	V				10	μΑ
lO		V _{CC} = 3 V,	BIASV = 2.4 V,	V _O = 0,	$\overline{OE} = V_{CC}$		0.25		mA
ICC		V _{CC} = 3.6 V,	I _O = 0,	$V_{I} = V_{CC} \text{ or } Q$	GND			10	μΑ
∆I _{CC} §	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs	at V _{CC} or GND			300	μΑ
Ci	Control inputs	$V_{I} = 3 V \text{ or } 0$					4.5		pF
C _{io(OFF}	.)	V _O = 3 V or 0,	Switch off,	BIASV = Ope	en		6.5		pF
				lı = 64 mA			5	9	
		V _{CC} = 2.3 V, TYP at V _{CC} = 2.5 V	$V_{I} = 0$	lj = 24 mA			5	9	
			V _I = 1.7 V,	lı = 15 mA			25	35	0
r _{on} ¶			lı = 64 mA			5	7	Ω	
		$V_{CC} = 3 V$	$V_{I} = 0$	lı = 24 mA			5	7	
			V _I = 2.4 V,	lj = 15 mA			8	15	

[‡] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), $T_A = 25^{\circ}C$.

§ This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



SN74CBTLV16800 LOW-VOLTAGE 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS SCDS045J – DECEMBER 1997 – REVISED OCTOBER 2003

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	TEST	FROM	FROM TO		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V	
	CONDITIONS (INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX		
t _{pd} †		A or B	B or A		0.15		0.25	ns
^t PZH	BIASV = GND	OE	A en D	2.9	7.7	2.2	5.5	
^t PZL	BIASV = 3 V	OE	A or B	2.8	6.4	2.1	5.3	ns
^t PHZ	BIASV = GND	OE	A or B	1.4	6.8	2.6	7.6	
^t PLZ	BIASV = 3 V	UE	AUD	1.3	4.2	1.5	5.1	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBTLV16800 LOW-VOLTAGE 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPU

SCDS045J - DECEMBER 1997 - REVISED OCTOBER 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl $_{7}$ and tpH $_{7}$ are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar Junior™ BGA configuration.
 - D. Falls within JEDEC MO-225 variation BA.
 - E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated