48 10E

47 🛮 1A1

46 1A2

45 GND

44 🛮 1A3

43 1A4

42 🛮 V<sub>CC</sub>

41 1 1A5

40 1 1A6

39 | GND

38 🛮 1A7

37 1A8

36 2A1

35 2A2

34 GND

33 2A3

32 🛮 2A4

31 🛮 V<sub>CC</sub>

30 2A5

29 2A6

28 GND

27 2A7

26 2A8

25 2OE

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1DIR L

1B1 🛮 2

1B2 3 GND 4

1B3 🛮 5

1B4 🛮 6

V<sub>CC</sub> **Ц**7

1B5 🛮 8

1B6∐9

GND 10

1B7 🛮 11

1B8 🛮 12

2B1 **1**13

2B2 14

GND 15

2B3 16

2B4 🛮 17

V<sub>CC</sub> 4 18

2B5 19

2B6 20

GND 21

2B7 🛮 22

2B8 23

2DIR 24

## Member of the Texas Instruments Widebus™ Family

- Operates From 2.7 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 3.7 ns at 3.3 V
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V  $\rm V_{CC}$  operation.

The SN74LVCZ16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SSOP – DL	Tube	SN74LVCZ16245ADL	LVCZ16245A
	330F - DL	Tape and reel	SN74LVCZ16245ADLR	LVCZ 16245A
-40 C to 65 C	TSSOP – DGG	Tape and reel	SN74LVCZ16245ADGGR	LVCZ16245A
	TVSOP – DGV	Tape and reel	SN74LVCZ16245ADGVR	CW245A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

SCES278D - JUNE 1999 - REVISED AUGUST 2002


## description/ordering information (continued)


This device is fully specified for hot-insertion applications using  $I_{\mbox{off}}$  and power-up 3-state. The  $I_{\mbox{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

**FUNCTION TABLE** (each 8-bit section)

INP	UTS	OPERATION					
Œ	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	X	Isolation					

## logic diagram (positive logic)





SCES278D - JUNE 1999 - REVISED AUGUST 2002

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$\dots$ –0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of  $V_{\hbox{\scriptsize CC}}$  is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage			3.6	V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage		0	5.5	V
Va	Output voltage	High or low state	0	VCC	V
Vo	Output voitage	3-state	0	5.5	V
lau	V <sub>CC</sub> = 2.7 V			-12	mA
ЮН	High-level output current $V_{CC} = 3 \text{ V}$		-24	IIIA	
lo	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	mA
lOL	Low-level output current	VCC = 3 V		24	ША
Δt/Δν	Input transition rise or fall rate			6	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		150		μs/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN74LVCZ16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES278D - JUNE 1999 - REVISED AUGUST 2002

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITION	ONS	vcc	MIN	TYP <sup>†</sup>	MAX	UNIT
Vau		$I_{OH} = -100 \mu\text{A}$		2.7 V to 3.6 V	V <sub>CC</sub> -0.2			
		10 1		2.7 V	2.2			\ <sub>\</sub>
VOH		I <sub>OH</sub> = -12 mA		3 V	2.4			v I
		I <sub>OH</sub> = -24 mA		3 V	2.2			
lo		I <sub>OL</sub> = 100 μA		2.7 V to 3.6 V			0.2	
VOL	Control inputs	$I_{OL}$ = 12 mA		2.7 V			0.4	V
	_	I <sub>OL</sub> = 24 mA		3 V			0.55	
П	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ
l <sub>off</sub>		$V_I$ or $V_O = 5.5 V$		0			±5	μΑ
loz‡		V <sub>O</sub> = 0 to 5.5 V		3.6 V			±5	μΑ
lozpu	J	V <sub>O</sub> = 0.5 V to 2.5 V,	OE = don't care	0 to 1.5 V			±5	μΑ
IOZPE	)	V <sub>O</sub> = 0.5 V to 2.5 V,	OE = don't care	1.5 V to 0			±5	μΑ
laa		V <sub>I</sub> = V <sub>CC</sub> or GND	10 - 0	2.634			60	
Icc	$\frac{1}{3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}} \text{IO} = 0$		3.6 V	60		60	μΑ	
Δlcc		One input at V <sub>CC</sub> – 0.6 V, Other in	puts at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		5		pF
Cio	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		6.5		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFO1)		MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A		4.2	1.3	4	ns
t <sub>en</sub>	ŌĒ	A or B		6.1	1.4	5.6	ns
<sup>t</sup> dis	ŌĒ	A or B		7.1	2	6.6	ns

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		(001F01)	MIN MA	AΧ	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	3	3.9	1	3.7	ns
t <sub>en</sub>	ŌĒ	A or B	Ę	5.9	1.1	5.4	ns
<sup>t</sup> dis	ŌĒ	A or B	(	6.7	1.6	6.2	ns




<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current. § This applies in the disabled state only.

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 3.3 V TYP	UNIT
Cpd	Dower discipation conscitones per transceiver	Outputs enabled	f = 10 MHz	42	pF
	Power dissipation capacitance per transceiver	Outputs disabled	1 = 10 MH2	4	рF

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated