
SLLS354E - MAY 1999 - REVISED JANUARY 2001

- 21:3 Data Channel Compression at up to 196 Million Bytes per Second Throughput
- Suited for SVGA, XGA, or SXGA Data **Transmission From Controller to Display** With Very Low EMI
- 21 Data Channels Plus Clock In Low-Voltage TTL Inputs and 3 Data **Channels Plus Clock Out Low-Voltage Differential Signaling (LVDS) Outputs**
- Operates From a Single 3.3-V Supply and 89 mW (Typ)
- Ultralow-Power 3.3-V CMOS Version of the **SN75LVDS84. Power Consumption About** One Third of the 'LVDS84
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20 Mil Terminal
- Consumes Less Than 0.54 mW When Disabled
- Wide Phase-Lock Input Frequency Range: 31 MHz to 75 MHz
- No External Components Required for PLL
- **Outputs Meet or Exceed the Requirements** of ANSI EIA/TIA-644 Standard
- SSC Tracking Capability of 3% Center Spread at 50-kHz Modulation Frequency
- Improved Replacement for SN75LVDS84 and NSC's DS90CF363A 3-V Device
- **Available in Q-Temp Automotive High Reliability Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards**

### DGG PACKAGE (TOP VIEW)



NC - Not Connected

### description

The SN75LVDS84A and SN65LVDS84AQ FlatLink transmitters contains three 7-bit parallel-load serial-out shift registers, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 3 balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86/86A.

When transmitting, data bits D0 – D20 are each loaded into registers of the 'LVDS84A upon the falling edge. The internal PLL is frequency-locked to CLKIN and then used to unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments.




SLLS354E - MAY 1999 - REVISED JANUARY 2001

### description (continued)

The 'LVDS84A requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low level.


The SN75LVDS84A is characterized for operation over ambient free-air temperatures of  $0^{\circ}$ C to  $70^{\circ}$ C. The SN65LVDS84AQ is characterized for operation over the full Automotive temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

### functional block diagram





### schematics of input and output



### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Continuous total power dissipation	
Operating virtual junction temperature range, T <sub>J</sub>	
Electrostatic discharge: ESD machine model	200 V
ESD human-body model	6000 V
ESD charged-device model	
Storage temperature range, T <sub>sta</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR‡ ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

<sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V	
High-level input voltage, V <sub>IH</sub>	2			V	
Low-level input voltage, V <sub>IL</sub>			0.8	V	
Differential load impedance, Z <sub>L</sub>		90		132	Ω
Operating free air temperature T.	SN75LVDS84A	0		70	°C
Operating free-air temperature, T <sub>A</sub>	SN65LVDS84AQ	-40		125	C



## SN75LVDS84A, SN65LVDS84AQ FLATLINK™ TRANSMITTER

SLLS354E - MAY 1999 - REVISED JANUARY 2001

### timing requirements

		MIN	NOM	MAX	UNIT
t <sub>C</sub>	Input clock period	13.3	t <sub>C</sub>	32.4	ns
t <sub>W</sub>	Pulse duration, high-level input clock	0.4t <sub>C</sub>		0.6t <sub>C</sub>	ns
t <sub>t</sub>	Transition time, input signal			5	ns
t <sub>su</sub>	Setup time, data, D0 – D20 valid before CLKIN↓ (see Figure 2)	3			ns
th	Hold time, data, D0 – D20 valid after CLKIN↓ (see Figure 2)	1.5			ns

### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COND	MIN	TYP	MAX	UNIT	
VIT	Input threshold voltage				1.4		V
IVODI	Differential steady-state output voltage magnitude	$R_L$ = 100 $Ω$ , See Figu	re 3	247		454	mV
Δ V <sub>OD</sub>	Change in the steady-state differential output voltage magnitude between opposite binary states				50	mV	
Voc(ss)	Steady-state common-mode output voltage	$R_L = 100 \Omega$ , See Figur	e 3	1.125		1.375	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage				80	150	mV
	High-level input current	\/w \/o.o	SN75LVDS84A			20	^
lιн	nigii-levei iliput current	VIH = VCC	SN65LVDS84AQ			25	μA
I <sub>Ι</sub> L	Low-level input current	V <sub>IL</sub> = 0				±10	μΑ
loo	Short-circuit output current	$V_{O(Yn)} = 0$			-6	±24	mA
los	Short-circuit output current	V <sub>OD</sub> = 0			-6	±12	mA
loz	High-impedance output current	$V_O = 0$ to $V_{CC}$				±10	μΑ
		Disabled,	SN75LVDS84A		15	150	μΑ
		All inputs at GND	SN65LVDS84AQ		15	170	μΑ
		Enabled, R <sub>I</sub> = 100 $\Omega$ (4 places)	f = 65 MHz		27	35	
ICC(AVG)	Quiescent supply current (average)	Gray-scale pattern (see Figure 4)	f = 75 MHz		30	38	mA
		Enabled, R <sub>L</sub> = 100 $\Omega$ , (4 places)	f = 65 MHz		28	36	IIIA
		Worst-case pattern (see Figure 5)	f = 75 MHz		31	39	
Cl	Input capacitance				2		pF

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 3.3 V, TA = 25°C.



### switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>d0</sub>	Delay time, CLKOUT↑ to serial bit position 0		-0.2		0.2	
<sup>t</sup> d1	Delay time, CLKOUT <sup>↑</sup> to serial bit position 1		$\frac{1}{7}t_{C} - 0.2$		$\frac{1}{7}t_{C} + 0.2$	
t <sub>d2</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 2		$\frac{2}{7}t_{C} - 0.2$		$\frac{\frac{1}{7}t_{C} + 0.2}{\frac{2}{7}t_{C} + 0.2}$	
t <sub>d3</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 3	$t_C$ = 15.38 ns (± 0.2%),  Input clock jitter  < 50 ps‡, See Figure 6	$\frac{3}{7}t_{C} - 0.2$		$\frac{3}{7}t_{C} + 0.2$	ns
t <sub>d4</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 4		$\frac{4}{7}t_{C} - 0.2$		$\frac{4}{7}t_{C} + 0.2$	
<sup>t</sup> d5	Delay time, CLKOUT <sup>↑</sup> to serial bit position 5		$\frac{5}{7}$ t <sub>C</sub> - 0.2		$\frac{5}{7}$ t <sub>C</sub> + 0.2	
<sup>t</sup> d6	Delay time, CLKOUT <sup>↑</sup> to serial bit position 6		$\frac{6}{7}t_{C} - 0.2$		$\frac{6}{7}t_{C} + 0.2$	
t <sub>sk(o)</sub>	Output skew, $t_n - \frac{n}{7}t_c$		-0.2		0.2	ns
•	Delay time CLKINI to CLKOUT <sup>↑</sup>	$t_{\rm C}$ = 15.38 ns (± 0.2%),  Input clock jitter  < 50 ps‡, See Figure 6		2.7		20
<sup>t</sup> d7	Delay time, CLKIN↓ to CLKOUT↑	$t_{\rm C}$ = 13.33 ns ~ 32.25 ns (± 0.2%),  Input clock jitter  < 50 ps <sup>‡</sup> , See Figure 6	1		4.5	ns
<b>A4</b>	8	$t_{\rm C}$ = 15.38 + 0.308 sin (2 $\pi$ 500E3t) $\pm$ 0.05 ns, See Figure 7		±62		20
∆t <sub>C</sub> (o)	Cycle time, output clock jitter\$	$t_{C}$ = 15.38 + 0.308 sin (2 $\pi$ 3E6t) $\pm$ 0.05 ns, See Figure 7	±121			ps
t <sub>W</sub>	Pulse duration, high-level output clock			$\frac{4}{7}t_{C}$		ns
t <sub>t</sub>	Transition time, differential output voltage $(t_{\Gamma} \text{ or } t_{f})$	See Figure 3		700	1500	ps
t <sub>en</sub>	Enable time, SHTDN↑ to phase lock (Yn valid)	See Figure 8		1	_	ms
<sup>t</sup> dis	Disable time, SHTDN↓ to off state (CLKOUT low)	See Figure 9		6.5		ns

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. ‡ |Input clock jitter| is the magnitude of the change in the input clock period.

<sup>§</sup> Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.

### PARAMETER MEASUREMENT INFORMATION






Figure 1. Typical Load and Shift Sequences



NOTE A: All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.

Figure 2. Setup and Hold Time Definition




NOTE A: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.

# (a) SCHEMATIC 100% 80% VOD(H) VOD(L) VOC(PP) VOC(SS) VOC(SS) VOC(SS) O V

Figure 3. Test Load and Voltage Definitions for LVDS Outputs






NOTES: A. The 16-grayscale test-pattern test device power consumption for a typical display pattern.

B.  $V_{IH} = 2 V$  and  $V_{IL} = 0.8 V$ 

Figure 4. 16-Grayscale Test-Pattern Waveforms



NOTES: A. The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.

B.  $V_{IH} = 2 V$  and  $V_{IL} = 0.8 V$ 

Figure 5. Worst-Case Test-Pattern Waveforms

### t<sub>d7</sub> **CLKIN** CLKOUT t<sub>d</sub>0 t<sub>d1</sub> t<sub>d2</sub> t<sub>d3</sub> t<sub>d4</sub> t<sub>d5</sub> t<sub>d6</sub> V<sub>OD(H)</sub> CLKOUT **CLKIN** 1.4 V or Υn V<sub>OD(L)</sub> t<sub>d7</sub> $t_{d0} - t_{d6}$ **Figure 6. Timing Definitions** Device Reference vco Under Test Modulation $V(t) = A \sin (2 \pi f_{(mod)} t)$ HP8665A HP8133A **Device Under Test** Tek TDS794D Synthesized **Pulse Generator Digital Scope** Signal Generator 0.1 MHz - 4200 MHz **OUTPUT CLKIN CLKOUT** Input

PARAMETER MEASUREMENT INFORMATION

Figure 7. Clock Jitter Test Setup

**RF Output** 

Ext. Input

### TYPICAL CHARACTERISTICS




Figure 8. Enable Time Waveforms




Figure 9. Disable Time Waveforms




Figure 10. Grayscale Input Pattern

# PEAK-TO-PEAK OUTPUT JITTER (NORMALIZED) vs MODULATION FREQUENCY





Figure 11. Output Period Jitter vs Modulation Frequency

### **APPLICATION INFORMATION**




NOTES: A. The five 100- $\Omega$  terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

Figure 12. Color Host to LCD Panel Application

### **APPLICATION INFORMATION**



NOTES: A. The four 100- $\Omega$  terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

Figure 13. 18-Bit Color Host to 24-Bit LCD Display Panel Application

### PACKAGE OPTION ADDENDUM

www.ti.com 24-Dec-2009

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDS84AQDGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS84AQDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS84ADGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS84ADGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS84ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS84ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS84AQDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN75LVDS84ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1

www.ti.com 14-Jul-2012



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS84AQDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN75LVDS84ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
udia	ununu ti oom/oudio	Automotive on

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti-rfid.com

Pr