



THS4130, THS4131

SLOS318F-MAY 2000-REVISED JANUARY 2006


# HIGH-SPEED, LOW NOISE, FULLY-DIFFERENTIAL I/O AMPLIFIERS

# **FEATURES**

- High Performance
  - 150 MHz -3 dB Bandwidth ( $V_{CC} = \pm 15 \text{ V}$ )
  - 51 V/µs Slew Rate
  - 100 dB Third Harmonic Distortion at 250 kHz
- Low Noise
  - 1.3 nV/\/Hz Input-Referred Noise
- Differential-Input/Differential-Output
  - Balanced Outputs Reject Common-Mode Noise
  - Reduced Second Harmonic Distortion Due to Differential Output
- Wide Power Supply Range
  - V<sub>CC</sub> = 5 V Single Supply to ±15 V Dual Supply
- I<sub>CC(SD)</sub> = 860 μA in Shutdown Mode (THS4130)

# APPLICATIONS

- Single-Ended To Differential Conversion
- Differential ADC Driver
- Differential Antialiasing
- Differential Transmitter And Receiver
- Output Level Shifter



#### HIGH-SPEED DIFFERENTIAL I/O FAMILY


DEVICE	NUMBER OF CHANNELS	SHUTDOWN
THS4130	1	Х
THS4131	1	-


# DESCRIPTION

The THS413x is one in a family of fully-differential input/differential output devices fabricated using Texas Instruments' state-of-the-art BiComl complementary bipolar process.

The THS413x is made of a true fully-differential signal path from input to output. This design leads to an excellent common-mode noise rejection and improved total harmonic distortion.

	RELATED DEVICES								
DEVICE DESCRIPTION									
THS412x	100 MHz, 43 V/µs, 3.7 nV/√ <del>Hz</del>								
THS414x	160 MHz, 450 V/µs, 6.5 nV/√ <del>Hz</del>								
THS415x	180 MHz, 850 V/µs, 9 nV/√ <del>Hz</del>								





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

T <sub>A</sub>	SMALL OUTLINE	MSOPPowerF	PAD™	MSOP		EVALUATION MODULES							
	(D)	(DGN)	SYMBOL	(DGK)	SYMBOL								
0°C to 70°C	THS4130CD		AOB	THS4130CDGK	ATP	THS4130EVM							
000000	THS4131CD	THS4131CDGN	AOD	THS4131CDGK	ATQ	THS4131EVM							
-40°C to 85°C	THS4130ID	THS4130IDGN	AOC	THS4130IDGK	ASO	-							
-40 0 10 65 0	THS4131ID	THS4131IDGN	AOE	THS4131IDGK	ASP	-							

**AVAILABLE OPTIONS** 

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)

			UNIT		
$V_{\text{CC-}}$ to $V_{\text{CC+}}$	Supply voltage	Supply voltage			
VI	Input voltage		±V <sub>CC</sub>		
I <sub>O</sub> , see <sup>(2)</sup>	Output current		150 mA		
V <sub>ID</sub>	Differential input voltage		±6 V		
	Continuous total power dissipation		See Dissipation Rating Table		
$T_J$ , see <sup>(3)</sup>	Maximum junction temperature	ximum junction temperature			
T <sub>J</sub> , see <sup>(4)</sup>	Maximum junction temperature, contin	nuous operation, long term reliability	125°C		
T <sub>A</sub>	Operating free-air temperature	C suffix	0°C to 70°C		
		I suffix	-40°C to 85°C		
T <sub>stg</sub>	Storage temperature		-65°C to 150°C		
	Lead temperature 1,6 mm (1/16 Inch)	from case for 10 seconds	300°C		
	ESD ratings:	НВМ	2500 V		
		CDM	1500 V		
		MM	200 V		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The THS413x may incorporate a PowerPad<sup>™</sup> on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPad<sup>™</sup> thermally enhanced package.

3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.

(4) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

### **DISSIPATION RATING TABLE**

DACKAGE		0 (******	POWER RATING <sup>(2)</sup>			
PACKAGE	⊖ <sub>JA</sub> <sup>(1)</sup> (°C/W)	⊖ <sub>JC</sub> (°C/W)	T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C		
D	97.5	38.3	1.02 W	410 mW		
DGN	58.4	4.7	1.71 W	685 mW		
DGK	260	54.2	385 mW	154 mW		

(1) This data was taken using the JEDEC standard High-K test PCB.

(2) Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP MAX	UNIT
Supply voltage V to V	Dual supply	±2.5	±15	V
Supply voltage, $V_{CC+}$ to $V_{CC-}$	Single supply	5	30	v
Operating free air temperature. T	C suffix	0	70	°C
Operating free-air temperature, T <sub>A</sub>	I suffix	-40	85	C

### **ELECTRICAL CHARACTERISTICS**

 $V_{CC}\text{=}\pm5$  V,  $R_{L}$  = 800Ω,  $T_{A}$  = 25°C (unless otherwise noted)  $^{\scriptscriptstyle (1)}$ 

PARAMETER		TES	TEST CONDITIONS			MAX	UNIT	
DYNAN	IIC PERFORMANCE							
		$V_{CC} = 5$	Gain = 1, $R_f$ = 390 $\Omega$		125			
	Small signal bandwidth (-3 dB),Single ended input, differential output, $V_I = 63 \text{ mV}_{PP}$	$V_{CC} = \pm 5$	Gain = 1, $R_f$ = 390 $\Omega$		135			
		$V_{CC} = \pm 15$	Gain = 1, $R_f$ = 390 $\Omega$		150			
BW		$V_{CC} = 5$	Gain = 2, $R_f$ = 750 $\Omega$		80		MHz	
	Small signal bandwidth (-3 dB), Single ended input, differential output, $V_I = 63 \text{ mV}_{PP}$	$V_{CC} = \pm 5$	Gain = 2, $R_f$ = 750 $\Omega$		85			
		$V_{CC} = \pm 15$	Gain = 2, $R_f$ = 750 $\Omega$		90			
SR	Slew rate, see <sup>(2)</sup>	Gain = 1			52		V/µs	
	Settling time to 0.1%	Stop voltage - 2 V	Coin - 1		78		ns	
ts	Settling time to 0.01%	Step voltage = 2 V	, Gain = T		213		ns	
DISTO	RTION PERFORMANCE							
		)	f = 250 kHz		-95			
		$V_{CC} = 5$	f = 1 MHz		-81			
	Total harmonic distortion, Differential input, differential output, Gain = 1, $R_f$ = 390 $\Omega$ , $R_L$ = 800 $\Omega$ , $V_O$ = 2 $V_{PP}$	V	f = 250 kHz		-96			
OI THD		$V_{CC} = \pm 5$	f = 1 MHz		-80		dBc	
		\/1E	f = 250 kHz		-97			
טחו		$V_{CC} = \pm 15$	f = 1 MHz		-80		UDC	
,		V - 15	f = 250 kHz		-91		-	
		$V_{CC} = \pm 5$	f = 1 MHz		-75			
	$V_{O} = 4 V_{PP}$	V _ 15	f = 250 kHz		-91			
		$V_{CC} = \pm 15$	f = 1 MHz		-75			
		$V_{CC} = \pm 2.5$			97			
		V <sub>O</sub> = 2 V <sub>pp</sub>	$V_{CC} = \pm 5$		98			
	is free dynamic range (SFDR), Differential input, tial output, Gain = 1, $R_f = 390\Omega$ , $R_L = 800\Omega$ , $f = 250$ kHz		$V_{CC} = \pm 15$		99	dB		
		$\lambda = 4 \lambda $	$V_{CC} = \pm 5$		93			
		$V_{O} = 4 V_{pp} \qquad \qquad V_{CC} = \pm 15$			95		1	
Third in	termodulation distortion	$V_{I(PP)} = 4 V, G = 1$	F1 = 3 MHz, F2 = 3.5 MHz	-53			dBc	
Third o	rder intercept	$V_{I(PP)} = 4 V, G = 1$	F1 = 3 MHz, F2 = 3.5 MHz		41.5		dB	
NOISE	PERFORMANCE							
/ <sub>n</sub>	Input voltage noise	f = 10 kHz			1.3		nV/√Hz	
n	Input current noise	f = 10 kHz		1			pA/√Hz	
DC PEI	RFORMANCE							
	Open loop gain	$T_A = 25^{\circ}C$		71	78		dB	
		$T_A = full range$	69			uв		
	Input offset voltage	$T_A = 25^{\circ}C$			0.2	2		
line	mpar onser voltage	$T_A = $ full range $T_A = 25^{\circ}C$				3	mV	
/ <sub>(OS)</sub>	Common mode input offset voltage, referred to $V_{\mbox{\scriptsize OCM}}$				0.2	3.5		
	Input offset voltage drift	T <sub>A</sub> = full range			4.5		µV/°C	
IB	Input bias current	$T_A = full range$			2	6	μA	
os	Input offset current	T <sub>A</sub> = full range			100	500	nA	

(1) The full range temperature is 0°C to 70°C for the C suffix, and -40°C to 85°C for the I suffix.

(2) Slew rate is measured from an output level range of 25% to 75%.

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{CC}\text{=}\pm5$  V,  $R_{L}$  = 800Ω,  $T_{A}$  = 25°C (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS			MAX	UNIT	
	Offset drift				2		nA/°C	
INPUT (	CHARACTERISTICS	I						
CMRR	Common-mode rejection ratio	T <sub>A</sub> = full range		80	95		dB	
VICR	Common-mode input voltage range			-3.77 to 4.3	-4 to 4.5		V	
RI	Input resistance	Measured into each inpu	ut terminal		34		MΩ	
CI	Input capacitance, closed loop				4		pF	
r <sub>o</sub>	Output resistance	Open loop			41		Ω	
OUTPU	T CHARACTERISTICS							
		V <sub>CC</sub> = 5 V	T <sub>A</sub> = 25°C	1.2 to 3.8	0.9 to 4.1			
		V <sub>CC</sub> = 5 V	T <sub>A</sub> = full range	1.3 to 3.7	±4			
	Output voltage swing	$V_{CC} = \pm 5 V$	$T_A = 25^{\circ}C$	±3.7			V	
		$v_{CC} = \pm 3 v$	T <sub>A</sub> = full range	±3.6				
		$V_{CC} = \pm 15 V$	$T_A = 25^{\circ}C$	±10.5	±12.4			
		$v_{CC} = \pm 15 v$	T <sub>A</sub> = full range	±10.2				
		$V_{CC} = 5 V, R_L = 7 \Omega$	$T_A = 25^{\circ}C$	25	45			
		$v_{\rm CC} = 5 v, n_{\rm L} = 7.52$	T <sub>A</sub> = full range	20				
lo	Output current	$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 7 \Omega$	$T_A = 25^{\circ}C$	30	55		mA	
0	Ouput current	V <sub>CC</sub> = ±5 V, NL = 7 S2	T <sub>A</sub> = full range	28				
		$V_{CC} = \pm 15 \text{ V}, \text{ R}_{\text{L}} = 7 \Omega$	$T_A = 25^{\circ}C$	60	85			
		$V_{CC} = \pm 10^{-1} 0^{-1} 0^{-1} 12^$	T <sub>A</sub> = full range	65				
POWER	SUPPLY							
V <sub>cc</sub>	Supply voltage range	Single supply		4		33	v	
•00		Split supply		±2		±16.5	•	
		$V_{CC} = \pm 5 V$	T <sub>A</sub> = 25°C		12.3	15		
I <sub>CC</sub>	Quiescent current		$T_A = full range$			16	mA	
		$V_{CC} = \pm 15 V$	T <sub>A</sub> = 25°C		14			
I <sub>CC(SD)</sub>	Quiescent current (shutdown) (THS4130 only) <sup>(3)</sup>	V = -5 V	T <sub>A</sub> = 25°C		0.86	1.4	mA	
.00(0D)			$T_A = full range$			1.5		
PSRR	Power supply rejection ratio (dc)		T <sub>A</sub> = 25°C	73	98		dB	
			$T_A = full range$	70			22	


(3) For detailed information on the behavior of the power-down circuit, see the *power-down mode* description in the *Principles of Operation* section of this data sheet.

# **TYPICAL CHARACTERISTICS**

#### **TABLE OF GRAPHS**

			FIGURE
	Small signal frequency response		1, 2
	Small signal frequency response (various supplies)		3
	Small signal frequency response (various $C_F$ )		4
	Small signal frequency response (various C <sub>L</sub> )		5
	Large signal transient response (differential in/single out)		6
	Large signal frequency response		7
CMMR	Common mode rejection ratio	vs Frequency	8
	Supply aurrent	vs Free-air temperature	9
CC	Supply current	vs Free-air temperature (shutdown state)	10
I <sub>IB</sub>	Input bias current	vs Free-air temperature	11
	Settling time		12
PSRR	Power supply rejection ratio	vs Frequency (differential out)	13
	Large signal transient response		14
THD	Total harmonic distortion	vs Frequency	15
	Second harmonic distortion	vs Frequency	16, 17
	Second harmonic distortion	vs Output voltage	18, 19
	Third harmonic distortion	vs Frequency	20, 21
		vs Output voltage	22, 23
V <sub>n</sub>	Voltage noise	vs Frequency	24
l <sub>n</sub>	Current noise	vs Frequency	25
V <sub>(OS)</sub>	Input offset voltage	vs Common-mode output voltage	26
Vo	Output voltage	vs Differential load resistance	27
z <sub>o</sub>	Output impedance	vs Frequency	28

#### SMALL SIGNAL FREQUENCY RESPONSE



#### SMALL SIGNAL FREQUENCY RESPONSE






Figure 2.







#### LARGE SIGNAL FREQUENCY RESPONSE



-80


-85

-90


-95


-100

100 k












f - Frequency - Hz

Figure 8.


10 M

100 M


1 M


















TEXAS STRUMENTS www.ti.com









### **APPLICATION INFORMATION**

#### **RESISTOR MATCHING**

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistor. CMRR, PSRR, and cancellation of the second harmonic distortion will diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

 $V_{OCM}$  sets the dc level of the output signals. If no voltage is applied to the  $V_{OCM}$ pin, it will be set to the midrail voltage internally defined as:

$$\frac{\left(\mathsf{V}_{\mathsf{CC}_{+}}\right) + \left(\mathsf{V}_{\mathsf{CC}_{-}}\right)}{2}$$

(1)

In the differential mode, the  $V_{OCM}$  on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input in the gain of 1.  $V_{OCM}$  has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1 µF capacitor on the  $V_{OCM}$  pin as a bypass capacitor. The following graph shows the simplified diagram of the THS413x.




Figure 29. THS413x Simplified Diagram



#### **APPLICATION INFORMATION (continued)**

#### **DATA CONVERTERS**

Data converters are one of the most popular applications for the fully differential amplifiers. The following schematic shows a typical configuration of a fully differential amplifier attached to a differential ADC.




Figure 30. Fully Differential Amplifier Attached to a Differential ADC

Fully differential amplifiers can operate with a single supply.  $V_{OCM}$  defaults to the midrail voltage,  $V_{CC}/2$ . The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output ( $V_{ref}$ ), then it is recommended to connect it directly to the  $V_{OCM}$  of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.




Figure 31. Fully Differential Amplifier Using a Single Supply

#### **APPLICATION INFORMATION (continued)**

Some single supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the following circuit configuration is suggested to bring the common-mode input voltage within the specifications of the amplifier.




Figure 32. Circuit With Improved Common-Mode Input Voltage

The following equation is used to calculate R<sub>PU</sub>:

$$R_{PU} = \frac{V_{P} - V_{CC}}{(V_{IN} - V_{P})\frac{1}{RG} + (V_{OUT} - V_{P})\frac{1}{RF}}$$

(2)

## DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS413x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 33. A minimum value of  $20\Omega$  should work well for most applications. For example, in 50- $\Omega$  transmission systems, setting the series resistor value to 50  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 33. Driving a Capacitive Load

#### **APPLICATION INFORMATION (continued)**

#### **ACTIVE ANTIALIAS FILTERING**

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high frequency noise with the frequency of operation. The following figure presents a method by which the noise may be filtered in the THS413x.




Figure 34. Antialias Filtering

The transfer function for this filter circuit is:

$$H_{d}(f) = \begin{pmatrix} K \\ -\left(\frac{f}{FSF \ x \ fc}\right)^{2} + \frac{1}{Q} \frac{jf}{FSF \ x \ fc} + 1 \end{pmatrix} x \begin{pmatrix} \frac{Rt}{2R4 + Rt} \\ 1 + \frac{j2\pi fR4RtC3}{2R4 + Rt} \end{pmatrix} \quad \text{Where } K = \frac{R2}{R1}$$

$$FSF \ x \ fc = \frac{1}{2\pi\sqrt{2} \ x \ R2R3C1C2} \text{ and } Q = \frac{\sqrt{2} \ x \ R2R3C1C2}{R3C1 + R2C1 + KR3C1}$$

$$(3)$$

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

FSF = 
$$\sqrt{\text{Re}^2 + |\text{Im}|^2}$$
 and Q =  $\frac{\sqrt{\text{Re}^2 + |\text{Im}|^2}}{2\text{Re}}$  (5)

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

FSF x fc = 
$$\frac{1}{2\pi RC \sqrt{2 x mn}}$$
 and Q =  $\frac{\sqrt{2 x mn}}{1 + m(1 + K)}$  (6)

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

# **PRINCIPLES OF OPERATION**

#### THEORY OF OPERATION

The THS413x is a fully differential amplifier. Differential amplifiers are typically differential in/single out, whereas fully differential amplifiers are differential in/differential out.




Figure 35. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS413x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.

Input voltage definition 
$$V_{ID} = (V_{I+}) - (V_{I-}) \qquad V_{IC} = \frac{(V_{I+}) + (V_{I-})}{2}$$
 (7)

Output voltage definition 
$$V_{OD} = (V_{O+}) - (V_{O-}) \quad V_{OC} = \frac{(V_{O+}) + (V_{O-})}{2}$$
  
Transfer function  $V_{OD} = V_{ID} \times A_{(f)}$ 
(8)
(9)

Transfer function

$$D = V_{ID} \times A_{(f)}$$
(9)

Output common mode voltage  $V_{OC} = V_{OCM}$ 

(10)






Figure 36. Definition of the Fully Differential Amplifier

## PRINCIPLES OF OPERATION (continued)

The following schematics depict the differences between the operation of the THS413x, fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting  $R_f 1 = R_f 2 = R_f$  and  $R_{(g)} 1 = R_{(g)} 2 = R_{(g)} \Rightarrow A = R_f/R_{(g)}$ 



V<sub>CC</sub>

Rf




Figure 38. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_{\mathsf{O}} = \frac{1}{2} V_{\mathsf{I}} \tag{11}$$

The second output is equal and opposite in sign:

$$V_{O} = -\frac{1}{2} V_{I}$$
<sup>(12)</sup>

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a  $1-V_{PP}$  ADC can only support an input signal of 1  $V_{PP}$ . If the output of the amplifier is 2  $V_{PP}$ , then it will not be practical to feed a  $2-V_{PP}$  signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two  $1-V_{PP}$  signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range. Figure 39 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS413x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.

١

#### **PRINCIPLES OF OPERATION (continued)**




Figure 39. Fully Differential Amplifier With Two 1-V<sub>PP</sub> Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully differential amplifier is selected by the input resistor,  $R_{(g)}$ . If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully differential amplifier. The following schematic depicts the general format of instrumentation amplifiers.

The general transfer function for this circuit is:

$$\frac{V_{OD}}{V_{IN1} - V_{IN2}} = \frac{R_{f}}{R_{(g)}} \left(1 + \frac{2R2}{R1}\right)$$

$$V_{IN1} \longrightarrow \frac{THS4012}{R_{R2}} R_{(g)} R_{f}$$

$$R_{I} \longrightarrow \frac{R_{I}}{R_{R2}} R_{I} \longrightarrow \frac{R_{I}}{R_{R}}$$

$$V_{IN2} \longrightarrow \frac{R_{I}}{R_{R}} R_{I} \longrightarrow \frac{R_{I}}{R_{R}}$$

$$R_{I} \longrightarrow \frac{R_{I}}{R_{R}} R_{I} \longrightarrow \frac{R_{I}}{R_{R}}$$

$$R_{I} \longrightarrow \frac{R_{I}}{R_{R}} R_{I} \longrightarrow \frac{R_{I}}{R_{R}}$$

$$R_{I} \longrightarrow \frac{R_{I}}{R_{R}} R_{I} \longrightarrow \frac{R_{I}}{R_{R}$$

Figure 40. Instrumentation Amplifier



### **PRINCIPLES OF OPERATION (continued)**

### **CIRCUIT LAYOUT CONSIDERATIONS**

To achieve the levels of high frequency performance of the THS413x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS413x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.

#### **PRINCIPLES OF OPERATION (continued)**

#### **POWER-DOWN MODE**

The power-down mode is used when power saving is required. The power-down terminal ( $\overline{PD}$ ) found on the THS413x is an active low terminal. If it is left as a no-connect terminal, the device will always stay on due to an internal 50 k $\Omega$  resistor to V<sub>CC</sub>. The threshold voltage for this terminal is approximately 1.4 V above V<sub>CC</sub>. This means that if the  $\overline{PD}$  terminal is 1.4 V above V<sub>CC</sub>, the device is active. If the  $\overline{PD}$  terminal is less than 1.4 V above V<sub>CC</sub>, the device is off. For example, if V<sub>CC</sub> = -5 V, then the device is on when PD reaches -3.6 V, (-5 V + 1.4 V = -3.6 V). By the same calculation, the device is off below -3.6 V. It is recommended to pull the terminal to V<sub>CC</sub>. In order to turn the device off. The following graph shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high impedance state. The amplifier output impedance is typically greater than 1 M $\Omega$  in the power-down state.




Figure 41. Simplified Power-Down Circuit

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor ( $R_f$ ) and the gain resistor ( $R_{(g)}$ ) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed loop output impedance is shown in Figure 42.




Figure 42. Output Impedance (In Power Down) vs Frequency



#### **PRINCIPLES OF OPERATION (continued)**


#### GENERAL PowerPAD<sup>™</sup> DESIGN CONSIDERATIONS

The THS413x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD<sup>™</sup> family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 43(a) and Figure 43(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 43(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.


The PowerPAD<sup>™</sup> package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD<sup>™</sup> package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.

More complete details of the PowerPAD<sup>™</sup> installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD<sup>™</sup> Thermally Enhanced Package (SLMA002)*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD<sup>™</sup>. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



A. The thermal pad is electrically isolated from all terminals in the package.



TEXAS INSTRUMENTS www.ti.com

19-Jun-2007

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
THS4130CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130CDRG4	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI
THS4130ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4130IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

# PACKAGE OPTION ADDENDUM

19-Jun-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3</sup>
THS4130IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4131CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4131CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4131CDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4131CDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4131CDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131CDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131CDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131CDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4131CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
THS4131IDGNRG4	ACTIVE	MSOP- Power	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing		ckage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
		PAD						
THS4131IDR	ACTIVE	SOIC	D	8 2	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4131IDRG4	ACTIVE	SOIC	D	8 2	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL BOX INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4130CDGKR	DGK	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4130CDGNR	DGN	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4130IDGKR	DGK	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4130IDGNR	DGN	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4130IDR	D	8	SITE 60	330	12	6.4	5.2	2.1	8	12	Q1
THS4131CDGKR	DGK	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4131CDGNR	DGN	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4131CDR	D	8	SITE 60	330	12	6.4	5.2	2.1	8	12	Q1
THS4131IDGKR	DGK	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4131IDGNR	DGN	8	SITE 40	330	12	5.2	3.3	1.6	8	12	Q1
THS4131IDR	D	8	SITE 60	330	12	6.4	5.2	2.1	8	12	Q1



# PACKAGE MATERIALS INFORMATION

5-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
THS4130CDGKR	DGK	8	SITE 40	338.1	340.5	21.1
THS4130CDGNR	DGN	8	SITE 40	338.1	340.5	21.1
THS4130IDGKR	DGK	8	SITE 40	338.1	340.5	21.1
THS4130IDGNR	DGN	8	SITE 40	338.1	340.5	21.1
THS4130IDR	D	8	SITE 60	346.0	346.0	29.0
THS4131CDGKR	DGK	8	SITE 40	338.1	340.5	21.1
THS4131CDGNR	DGN	8	SITE 40	338.1	340.5	21.1
THS4131CDR	D	8	SITE 60	346.0	346.0	29.0
THS4131IDGKR	DGK	8	SITE 40	338.1	340.5	21.1
THS4131IDGNR	DGN	8	SITE 40	338.1	340.5	21.1
THS4131IDR	D	8	SITE 60	346.0	346.0	29.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.





PowerPAD<sup>™</sup> PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.





# THERMAL PAD MECHANICAL DATA


# DGN (S-PDSO-G8)

#### THERMAL INFORMATION

This PowerPAD<sup>M</sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# DGN (R-PDSO-G8) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2008, Texas Instruments Incorporated